


Chapter 6 Basic Function Instruction


		Т	 6-2
		С	 6-5
		SET	 6-8
		RST	 6-10
0	:	MC	 6-12
1	:	MCE	 6-14
2	:	SKP	 6-15
3	:	SKPE	 6-17
4	:	DIFU	 6-18
5	:	DIFD	 6-19
6	:	BSHF	 6-20
7	:	UDCTR	 6-21
8	:	MOV	 6-23
9	:	MOV	 6-24
10	:	TOGG	 6-25
11	:	(+)	 6-26
12	:	(-)	 6-27
13	:	(*)	 6-28
14	:	(/)	 6-30
15	:	(+1)	 6-32
16	:	(-1)	 6-33
17	:	CMP	 6-34
18	:	AND	 6-35
19	:	OR	 6-36
20	:	→BCD	 6-37
21	:	→BIN	 6-38






The preset value (PV) shown in example 1 is a constant which is equal to 1000. This value is fixed and can not be changed once programmed. In many circumstances, the preset time of the timers needs to be varied while PLC running. In order to change the preset time of a timer, can first use a register as the PV operand (R or WX, WY...) and then the preset time can be varied by changing the register content. As shown in this example, if set R0 to 100, then T becomes a 10S Timer, and hence if set R0 to 200, then T becomes a 20S Timer.








If the FBs-PLC OS version is higher than V3.0 (inclusive), the M1973 can set to 1 so the CV will not accumulate further after "Count Up" and stops at the PV. M1973 default value is 0, therefore the status of M1973 can be set before executing any counter instruction in the program to individually set the counter CV to continue accumulating or stops at the PV after "Count Up" (please refer to the diagram ⁽²⁾ below).




PV (in fact it is the 32-bit PV formed by R1 and R0).








R	ST D	P	RESET (Reset the coil or the register to 0)													T D P	
Sy	mbol																
						Lado	<u>ler syr</u>	nhol						<u>Opera</u>	<u>ind</u>		
										г		tinatio	n to be	rocot			
		R	eset cont	rol — E	N - R	ST	C)		L			er of a		a regis	ster)	
	Г			1			140 (075						
		Rang	le Y Y0	M M0	SM M1912	S S0	WY WY0	WM WM0	WS WS0	TMR T0	CTR C0	HR R0	OR R3904	SR R3968	ROR R5000	DR D0	
	Ope- rand I											 R8071	 D4095				
	$\mathbf{D} \bigcirc \bigcirc \bigcirc^* \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc $												\bigcirc				
Desc	Description																
•	• When the reset control "EN" =1 or from $0 \rightarrow 1$ (P instruction), resets the coil or register to 0.																
										,,			0				
Ex	ampl	<u>م</u> 1	Single	e Coil F	Pasat												
	umpr		olligio	. 0011	10001												
Ple	ease	refer to	o examp	le 1 foi	r the SI	ET ins	structio	n shown	in page	e 6-8.							
Exa	ampl	e 2	16-Bit	Regis	ter Res	set											
			l add	er Dia	oram				Kev (Operat	ions			Mnem	nonic C	Codes	
				0. 2.0.	9.0					- p - i - ar							
											ה			_			
			I	P — RST	R (5		ORG	X ^U SET' PST]		OR		X	0	
		I	L		•			SET '	SET' RST		D OPEN	ENT	RS	ТΡ	R	0	



FUN 0 MC	MASTER CONTROL LOOP START											
Symbol	$\frac{\text{Ladder symt}}{\text{Control} - EN/-MC}$	N: Master Control Loop number (N=0~12) the number N cannot be used repeatedly.										
 Description There are a total of 128 MC loops (N=0~127). Every Master Control Start instruction, MC N, must correspond to a Master Control End instruction, MCE N, which has the same loop number as MC N. They must always be used in pairs and you should also make sure that the MCE N instruction is after the MC N instruction. When the Master Control input "EN/" is 1, then this MC N instruction will not be executed, as it does not exist. When the Master Control input "EN/" is 0, the master control loop is active, the area between the MC N and MCE N is called the Master Control active loop area. All the status of OUT coils or Timers within Master Control active loop area will be cleared to 0. Other instructions will not be executed. 												
	Ladder Diagram	Key Operations	Mnemonic (Codes								
X0 	-EN/- MC 1 Y0 () 1S() T201 10 Y1	$\begin{array}{c c} ORG & X \\ \hline \\ \hline \\ FUN \\ \hline \\ ODEN \\ \hline \\ FUN \\ \hline \\ OPEN \\ \hline \\ ENT \\ \hline \\ \\ SHORT \\ \hline \\ ENT \\ \hline \\ ORG \\ \hline \\ X \\ \hline \\ \hline \\ \\ OUT \\ \hline \\ Y \\ \hline \\ \\ OPEN \\ \hline \\ ENT \\ \hline \\ ORG \\ \hline \\ X \\ \hline \\ \\ \hline \\ \\ \hline \\ \\ \\ \\ \\ \\ \\ \\$	ORG X FUN 0 N: 1 ORG X OUT Y ORG X	0 1 0 2								
	() (1(1) (1) (1) (1)	$\begin{array}{c c} \hline \mathbf{X} & \mathbf{X} & \mathbf{Z} & \underline{\mathbf{EN}} \\ \hline \mathbf{T} & 2^{T} & \underbrace{\mathbf{OPEN}}_{OPEN} & \underbrace{1_{E}^{E}}_{SHORT} & \underbrace{\mathbf{HEX}}_{ENT} \\ \hline \underbrace{1_{E}^{T}}_{OPEN} & \underbrace{\mathbf{OPEN}}_{ENT} & \underline{\mathbf{ENT}}_{OPEN} & \underbrace{1_{E}^{E}}_{SHORT} & \underline{\mathbf{ENT}}_{SHORT} & \underline{\mathbf{C}}_{SHORT} & \underline{\mathbf{ENT}}_{SHORT} & \underline{\mathbf{C}}_{SHORT} & \underline{\mathbf{ENT}}_{SHORT} & \underline{\mathbf{C}}_{SHORT} & \underline{\mathbf{C}$	ORG X T201 PV : ORG T OUT Y FUN 1 N : 1 ORG X OUT Y	10 201 1 1 2								




Remark1:MC/MCE instructions can be used in nesting or interleaving as shown to the right:

Remark2: • When M1918=0 and the master input changes from $0 \rightarrow 1$, and if pulse type function instructions exist in the master control loop, then these instructions will have a chance to be executed only once (when the first time the master control input changes from $0 \rightarrow 1$). Afterwards, no matter how many times the master control input changes from $0 \rightarrow 1$, the pulse type function instructions will not be executed again.


• When M1918=1 and the master control input changes from $0 \rightarrow 1$, and if pulse type function instructions exist in the master control loop, then each time the master control input changes from $0\rightarrow$ 1 the pulse type function instructions in the master control loop will be executed as long as the action conditions are satisfied.

When a counting instruction exists in the master control loop, set M1918 to 0 can avoid counting error.
When the pulse type function instructions in the master control loop must act upon the 0→1 input change by the master control, the flag M1918 should be set to 1.




FUN 1 MCE	MASTER CONTROL LOOP END	FUN 1 MCE
Symbol	Ladder symbol N: Master Control End number of can not be used repeatedly. 1. MCE	(N=0~127) N
 and you instruct will be a as MC MCE in instruct will be a 	ACE N must correspond to a Master Control Start instruction. They must always be us a should also make sure that the MCE N instruction is after the MC N instruction. After ion has been executed, all output coil status and timers will be cleared to 0 and no other executed. The program execution will resume until a MCE instruction which has the sam N instruction appears. struction does not require an input control because the instruction itself forms a network ions can not connect to it. If the MC instruction has been executed then the master contri- completed when the execution of the program reaches the MCE instruction. If MC N inst een executed then the MCE instruction will do nothing.	er the MC N instructions e N number which other rol operation
Description Please	refer to the example and explanations for MC instruction.	


FUN 2 SKP		SKIP START											
Symbol Operand Ladder symbol N: Skip loop number (N=0-127), N can not be used repeatedly. Skip control - EN-SKP N Description N There are total 128 SKP loops (N=0~127). Every skip start instruction, SKP N, must correspond to a skip end instruction, SKPE N, which has the same loop number as SKP N. They must always be used as a pair and you should also make sure that the SKPE N instruction is after the SKP N instruction. When the skip control "EN" is 0, then the Skip Start instruction will not be executed. When the skip control "EN" is 1, the range between the SKP N and SKPE N which is so called the Skip													
active l	active loop area will be skipped, that is all the instructions in this area will not be executed. Therefore the statuses of the discrete or registers in this Skip active loop area will be retained.												
	Ladder Diagram	Key Operations	Mnemonic (Codes									
X0 X1 X1 X1 X2	- EN - T201 10 1 Y1 () 3	$\begin{array}{c c} ORG & X & OPEN & ENT \\ \hline PUN & 2' & ENT \\ \hline PUN' & 2' & ENT \\ \hline SHORT & ENT \\ ORG & X & SHORT & ENT \\ OUT & Y' & OPEN & ENT \\ OUT & Y' & OPEN & ENT \\ \hline V & 2' & OPEN & SHORT & ENT \\ \hline Y & 2' & OPEN & SHORT & ENT \\ \hline ORG & T & 2' & OPEN & SHORT & ENT \\ \hline OUT & Y' & SHORT & ENT \\ \hline OUT & Y' & SHORT & ENT \\ \hline \end{array}$	FUN 2 N: 7 ORG 2 OUT 5 ORG 2 T201 PV: 7	 K 0 2 1 K 1 Y 0 K 2 10 T 201 Y 1 									
		FUN 3° ENT 1^{t} ENT ORG X° 1^{t} OUT Y° 2°	FUN C	3 1 K 1 K 2									



FUN 3 SKPE	SKIP END	FUN 3 SKPE										
Symbol	<u>Operand</u> <u>Ladder symbol</u> 3. SKPE N SKPE N	(N=0~127) N										
 Description Every SKPE N must correspond to a SKP N instruction. They must always be used as a pair and you should also make sure that the SKPE N instruction is behind the SKP N instruction. SKPE instruction does not require an input control because the instruction itself forms a network which other instructions can not connect to it. If the SKP N instruction has been executed then the skip operation will be completed when the execution of the program reaches the SKPE N instruction. If SKP N instruction has never been executed then the SKPE instruction will do nothing. 												
Remark : Sk	efer to the example and explanations for SKP N instruction. P/SKPE instructions can be used by nesting or interleaving. The coding rules are the MC/MCE instructions. Please refer to the section of MC/MCE instructions.	same as for										




FUN 5 P DIFD	DIFFERENTIAL DOWN												
Symbol	Symbol Operation Ladder symbol 5. Input status — TGD DIFD DIFD DIFD the Differential Down op												
Range Y M SM S Y0 M0 M1912 S0 Ope- rand Y255 M1911 M2001 S999 D () ()* ()													
the pu stored	 Description The DIFD instruction is used to output the down differentiation of a node status (status input to "TGD") and the pulse signal resulting from the status change at the falling edge of the "TGD" for one scan time is stored to a coil specified by D. The functionality of this instruction can also be achieved by using a TD contact. 												
	The results of the following two san	Key Operations	Mnemonic (Codes									
Example		$\begin{array}{c} \overrightarrow{ORG} & \overleftarrow{X}^{U} & \underbrace{1^{E}}_{SHORT} & ENT \\ \overrightarrow{FUN} & \overleftarrow{5}^{'} & ENT \\ \overrightarrow{\mathbf{Y}^{L}} & \underbrace{0^{e}}_{OPEN} & ENT \end{array}$	ORG X FUN D:Y	1 5 0									
Example X1 ↓↓	2 ()	$\begin{array}{c} \hline \mathbf{ORG} & \boxed{\mathbf{TU}}^{C} & \boxed{\mathbf{TU}}^{C} & \boxed{\mathbf{X}}^{U} & \boxed{1}^{E} & ENT \\ \hline \hline \mathbf{OUT} & \boxed{\mathbf{Y}}^{U} & \boxed{\mathbf{OPEN}} & ENT \end{array}$	ORG TD X OUT Y	1 0									
	X1 Y0		t : scan time										



FUN 7 D P UDCTR		UP/DOWN COUNTER (16-bit or 32-bit up and down 2-phase Counter)												
Symbol														
	Ladder symbol Operand													
Up/Down cou														
Ra	nge WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	К	
	WX0	WY0	WM0	WS0	T0	C0	R0	R3840	R3904	R3968	R5000	D0	16/32-bit	
Ope		WY240	WM1896	WS984	T255	C255	R3839	R3903	R3967	R4167	R8071	D4095	+/- number	
С	V	0	0	0	\bigcirc	\bigcirc	0		0	O*	O*	0		
Р	V O	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	0	\bigcirc	0	\bigcirc	0	0	0	

Description


- When the clear control "CLR" is 1, the counter's CV will be reset to 0 and the counter will not be able to count.
- When the clear control "CLR" is 0, counting will then be allowed. The nature of the instruction is a P instruction. Therefore, when the count-pulse "PLS" is from 0→1 (rising edge), the CV will increased by 1 (if U/D=1) or decreased by 1 (if U/D=0).
- When CV=PV, FO0("Count-Up) will change to 1". If there are more clocks input, the counter will continue counting which cause CV ≠ PV. Then, FO0 will immediately change to 0. This means the "Count-Up" signal will only be equal to 1 if CV=PV, or else it will be equal to 0 (Care should be taken to this difference from the "Count-Up" signal of the general counter).
- The upper limit of up count value is 32767 (16-bit) or 2147483647 (32-bit). After the upper limit is reached, if another up count clock is received, the counting value will become –32768 or -2147483648 (the lower limit of down count).
- The lower limit of down count value is -32767 (16-bit) or -2147483647 (32-bit). After the lower limit is reached, if another down count clock is received, the counting value will become 32768 or 2147483648 (the upper limit of up count).
- If U/D is fixed as 1, the instruction will become a single-phase up count counter. If U/D is fixed as 0, the instruction will become a single-phase down count counter.




FUN 8 I P MOVE MOV (Moves data from S to D)													FUN 8 MC				
Descrip	ption	ol — EN	۶ ٦					<u>d</u> V, Z, P0~	-P9 to se	rve							
Descrip	Range WX WY WM WS TMR CTR HR IR OR SR ROR DR K XR Ope- rand WX0 WY0 WM0 WS0 TO CO R0 R3840 R3904 R3968 R5000 D0 16/32-bit V · Z																
Exam	nple				ta into a	a 16-b	oit reg		(emonic C		-	
	X0 K0 BP.MOV S: 10 D: R 0									Key OperationsMnemonic ORG X P P^* FUN 8° P^* P^* P P^* <							
	$S K \qquad 10$																

FUN 9 P MOVE INVERSE MOV/ (Inverts the data of S and moves the result to a spectrum)											speci	fied d	evice	D)		9 D P OV/
Syr	mbol															
	Move cont	rol — E	N - S	<u>adder s</u> 9DP.MC 3 :	-		<u>Operand</u> S: Source register number D: Destination register number S, N, D may combine with V, Z, P0~P9 to serve indirect addressing									
	Range	WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	К	XR]
	Ope-	WX0	WY0	WM0	WS0	то	C0	R0	R3840	R3904	R3968	R5000	D0	16/32-bit	V × Z	
	rand	WX240	WY240	WM1896	WS984	T255	C255	R3839	R3847	R3967	R4167	R8071	D4095	+/- number	P0~P9	ļ
	S	0	0	0	0	0	0	0	0	0	0	0	0	0	0	-
	D		0	0	0	\bigcirc	\bigcirc	\bigcirc		\bigcirc	○*	O*	\bigcirc		0]
• Exa	 Inverts the data of S (changes the status from 0 to 1 and from 1 to 0) and moves the results to a specified register D when the move control input "EN" =1 or from 0 to1 (instruction). Example Moves the inverted data of a 16-bit register to another 16-bit register. 															
		La	dder D	iagram				к	ey Ope	eration	s		Mr	nemonic C	odes	
X0 9.MOV/ 0RG X 0 FUN 9° ENT ORG X 0 FUN 9° ENT FUN 9° D: WY 8 R° 0° ENT S: R 0 D: WY 8 ENT D: WY 8											0					
			s	R0	B15 0 1	0 1	0 1	0 1	0 1	0 1	0 1	В0 0 1	5555	н		
			D	WY8	Y23 ↓ 1 0	1 0		ך X0= 1 0	1 1	1 0	1 0	Y8 ↓ 1 0		АH		

FUN 10 TOGG		OGGLE SWITCH when the rising edge of control	input occur)	FUN 10 TOGG								
Symbol Input trig	Ladder symbol -10. — gger —TGU - TOGG D	<u>Operand</u> D: the coil number of the toggle switch										
Range Y M SM S Y0 M0 M1912 S0 Ope- rand Y255 M1911 M2001 S999 D O O* O* O*												
Description The coil D changes its status (from 1 to 0 and from 0 to 1) each time the input "TGU" is triggered from 0 to 1 (rising edge). Example												
	Ladder Diagram	Key Operations	Mnemonic (Codes								
	X0 _10P -	$\begin{array}{c c} ORG^{\bullet} & X^{\cup} & O_{PEN}^{\bullet} & ENT \\ \hline FUN & \underbrace{1}_{SHORT}^{E} & O_{PEN}^{\bullet} & ENT \\ \hline Y^{\perp} & O_{PEN}^{\bullet} & ENT \end{array}$	ORG X FUN 10 D:Y	0 0								
X0 Y0												






FUN 13 • • MULTIPLICATION (*) (Performs multiplication of the data specified at Sa and Sb and st												ult in D)	FUN 1 (
Symbol	I													
Mutiplication c Unsigr		— Proc — Proc		negativ	/e	S D S	res a, Sb	tiplier stinatio ults of , D r	erand er to store plication bine wir t addres	th V, Z,				
Range	WX WY	WM WM0	WS WS0	TMR T0	CTR C0	HR R0	IR R3840	OR R3904	SR R3968	ROR R5000	DR D0	K	XR V \ Z	
Ope- rand Sa Sb	 WX240 WY240 0 0		US984	 T255 ()			 R3903 				 D4095 	16/32-bit +/- numbe		
D	0	0	0	0	0	0		0	O *	O *	0		0	
D wher	ns the multipli n the multiplica I to 0 then set	ation cont	trol input	t "EN"	=1 or	from	0 to 1	(P ins	struction	on). If	the pr	oduct of I		
Example 1	16-bit multi	olication												
	Ladder Di	agram				Key	Oper	ations			Mr	nemonic (Codes	
xo	-U/S - D :	R 0 R 1	R 0 -D=0- R 1			$\begin{array}{c c} & & X^{\vee} & \bigcirc^{\bullet} & \text{ENT} \\ \hline & & & \\ $			ENT		S	X 13P Sa: R Sb: R D: R	0 0 1 2	
				Sa Sb	12 F	R0 345 R1 567		ıltiplica						
D R3 R2 Product 56379615														



Example 2







FUN 13 D P (*)


Ladder Diagram **Key Operations Mnemonic Codes** OPEN X ENT ORG Х 0 ORG 13D.(*)-X0 **3**° SHIFT **S**^D ENT FUN 13D FUN -EN-Sa:R 0 -D=0-+0°EN R ENT Sa : R 0 2 Sb: R D : R 4 -D<0-R 2 ENT - U/S Sb: R 2 R 4 ENT D: R 4 R1 R0


MULTIPLICATION



	\ 14 D P (∕)	DIVISION (Performs division of the data specified at Sa and Sb and stores the result in D)													14 D ₽ ∕)	
Div	mbol	– EN – Sa Sb		- D=0			=0 (FO s 0 (FO		ne divis , D ma	ion register to store the result						
	Range			WS	TMR		HR	IR	OR	SR	ROR	DR	К	XR		
	Ope- rand Sa Sb D	WX0 WY WX240 WY2 0 0 0 0		WS0 WS984 	T0 T255 	C0 C255 	R0 R3839 					D0 D4095 	16/32-bit +/- number	V · Z P0~P9 O	- - - -	
 Description Performs the division of the data specified at Sa and Sb and writes the quotient and remainder to registers specified by register D when the division control input "EN" =1 or from 0 to 1 (instruction). If the quotient of division is equal to 0 then set FO0 to 1. If the divisor Sb=0 then set the error flag FO1 to 1 without executing the instruction. Example 1 16-bit division 																
		Ladder [Diagram			Key Operations						Mnemonic Codes				
	×0 ∳ -	— EN - Sa Sb	- 14P.(/) - Sa: R 0 -D=0- Sb: R 1 - D: R 2 -ERR-					$\left \begin{array}{c} X^{U} \\ 1^{E} \\ 5^{HORT} \\ 0^{PEN} \\ 1^{E} \\ 5^{HORT} \\ 1^{E} \\ 1^{E}$	OPEN OPEN ENT ENT ENT	ENT			X 14 Sa: R Sb: R D: R	0 0 1 2		
				÷ D			Sa	R0 256 R1 12 R2 21 Quoti) 	Divid Divis						







FUN 17 D P CMP	(COMPARE FUN 17 (Compares the data of Sa and Sb and outputs the results to function Outputs) CMP														
Compare cont Unsign/S		en -	_adder s -17DP.C Sa: Sb:	Operand - a = b — Sa=Sb (FO0) Sa: The register to be compa - a > b — Sa>Sb (FO1) Sb: The register to be compa Sa, Sb may combine with V, serve indirect addressing									d)		
					— Sa<											
Range	WX WX0	WY WY0	WM WM0	WS WS0	TMR T0	CTR C0	HR R0	IR R3840	OR R3904	SR R3968	ROR R5000	DR D0	K 16/32 bit	XR V \ Z		
Ope- rand			0 WM1896		T255	C255		 R3903				 D4095	+/-number	P0~P9		
Sa	0	0	0	0	0	0200	0	0	0	0	0	0	0	0		
Sb O											\bigcirc					
 Compares the data of Sa and Sb when the compare control input "EN" =1 or from 0 to 1 (instruction). If the data of Sa is equal to Sb, then set FO0 to 1. If the data of Sa>Sb, then set FO1 to 1. If the data of Sa<sb, 1.="" 1.<="" <="" data="" fo2="" if="" li="" of="" sa="" sb,="" set="" the="" then="" to=""> Example Compares the data of 16-bit register </sb,>																
	L	adde	r diagram	ı			Key operations						Mnemonic code			
x0 	Y0 ()				OP ENT 7 ENT ENT				X 17 Sa: R Sb: R 2 Y	0 0 1 0						
 From the above example, we first assume the data of R0 is 1 and R1 is 2, and then compare the data by executing the CMP instruction. The FO0 and FO1 are set to 0 and FO2 (a<b) 1="" a<b.<="" is="" li="" set="" since="" to=""> If you want to have the compound results, such as ≥ \ ≤ \ < > etc., please send = \ < and > results to relay first </b)>																
			the result				FO0, I	F01, F	O2 will	remai	n in th	e statu	is at last	executior).	

- M1919=1, when this command in not executed, FO0, FO1, FO2 are all cleared to 0.
- Control M1919 properly to obtain memory-holding function for functional command output.

	FUN 18 P LOGICAL AND														FUN 18 D P AND	
Operation control — EN - Sa : Sb : D :							— Re	sult is O	(FO0)	Sb: D : The	The re e Sa, S	egister gister b, D m	to be / to be / to store	operand ANDed ANDed e the resu nbine with ng applica	n V, Z, PC	
	Range		WY	WM	WS	TMR		HR	IR	OR	SR	ROR	DR	К	XR	
	Ope- WX0 WY			WM0	WS0	Т0 	C0 	R0	R3840	R3904	R3968	R5000	D0 	16/32 bit +/-number	V 、 Z	
	rand Sa	WX240	WY240	WM1896	WS984	T255	C255	R3839	R3903	R3967	R4167	R8071	D4095		P0~P9	_
	Sb	0	0	0	0	0	0	0	0	0	0	0	0	0	0	_
	D		0	0	0	0	0	0		0	O*	0*	0		0]
Exa	Example Operation of 16-bit logical AND															
		Lo	auuei	diagram					Кеу ор		15		IV	Inemonic	COUE	-
	X0 EN							$\begin{array}{c c} & \mathbf{X}^{\vee} & \mathbf{O}^{\bullet} & \text{ENT} \\ \hline \\ FUN & \mathbf{SHORT} & 8^{\circ} & \mathbf{P}^{\wedge} & \text{ENT} \\ \hline \\ \mathbf{R}^{\circ} & \mathbf{O}^{\bullet} & \text{ENT} \\ \hline \\ \mathbf{R}^{\circ} & 1^{\epsilon} & \text{ENT} \\ \hline \\ \mathbf{R}^{\circ} & 1^{\epsilon} & \text{ENT} \\ \hline \\ \mathbf{R}^{\circ} & 2^{T} & \text{ENT} \\ \end{array}$						X 18F a.: R b.: R .: R	0 0 1 2	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$																
				D	B1 ↓ R2 1		1 0	1 0		0 0	1 0	0 1	B0 ↓ 0 0			

FUN	I 19 D P OR		LOGICAL OR													9 D P R	
Operation control — EN - Sa : D :							D=0 — Result is 0 (FO0) Sa: The register to be ORed Sb: The register to be ORed D : The register to store the result of OR The Sa, Sb, D may combine with V, Z, P0~F serve indirect addressing										
	Range	WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	К	XR		
	Ope-	WX0	WY0	WM0	WS0	то	C0	R0	R3840	R3904	R3968	R5000	D0	16/32 bit	V × Z		
	rand	WX240	WY240	WM1896	WS984		C255	R3839	R3903	R3967	R4167	R8071	D4095	+/-number	P0~P9		
	Sa	0	0	0	0	0	0	0	0	0	0	0	0	0	0	-	
	Sb D	0	0	0	0	0	0	0	0	0	 *	0 ()*	0	0	0		
	D		0	U	U	0	0	U		0	0	0	0		0	J	
Exa	 to 1 (
		La	dder o	diagram					Key op	peration	ns		N	code			
	Ladder diagram X0 $ - EN = EN = \begin{bmatrix} 19.0R$								ORG X OPEN ENT FUN 1 9° ENT R° OPEN ENT R° 1 ENT R° 2 ENT R° 2 ENT					X 19 Sa: R Sb: R D: R	0 0 1 2		
					B1 ↓ R0 1 R1 1	0	1 1 1 0	1 0 1 1	1 0	0 1 1 0			B0 ↓ 0 1 1 0				
								Ûхс)=1								
				D	B1 ↓ R2 1		1 1	1 1	1 1	1 1	1 0	1 1	B0 ↓ 1 1				

