# Chapter 7 Advanced Function Instructions

Flow Control Instructions I (FUN22)......7-1 **Arithmetical Operation Instructions Multiple Linear Conversion Logical Operation Instructions** (FUN37).....7-27 **Comparison Instructions** Data Movement Instructions I Shifting / Rotating Instructions **Code Conversion Instructions** Flow Control Instructions II I/O Instructions I Cumulative Timer Instructions Watchdog Timer Instructions High Speed Counting / Timing **Report Printing Instructions** (FUN95~98) .....7-93 ~ 7-98 Slow Up / Slow Down Instructions **Table Instructions** Matrix Instructions I/O Instructions II NC Positioning Instructions I (FUN140~143).....7-132 ~ 7-135 (FUN145~146).....7-136 ~ 7-137 Enable / Disable Instructions (FUN147~148).....7-138 ~ 7-139 NC Positioning Instructions II Communication Instructions (FUN150~151).....7-140 ~ 7-141 Date Movement Instructions II In Line Comparison Instructions (FUN170~175).....7-148 ~ 7-153 Other Instructions (FUN200~220) ......7-156 ~ 7-177 Floating Point Instructions

## Flow Control Instruction I



FUN 23 P DIV48		48-BIT DIVISION											
Operation contro Unsign/Sigr	Ladder 23P.DI - EN - Sa : Sb : n – U/S - D :	<u>symbol</u> V48	D=0 - ERR -	– Quot – Divis	ient = C or = 0	)	Sa: Sb: D Sa, addi	Starting Starting Starting result Sb <sup>,</sup> car ressing.	g register of divider g register of divisor g register for storin (quotient) n combine V, Z, P0	nd g the division ~P9 for index			
		Range	HR	OR	SR	ROR	DR	XR					
		Ope- rand	R0   R3839	R3904   R3967	R3968   R4167	R5000   R8071	D0   D4095	V · Z P0~P9					
		Sa	0	$\bigcirc$	$\bigcirc$	$\bigcirc$	0	$\bigcirc$					
		Sb	$\bigcirc$	0	0	0	0	$\bigcirc$					
		D	$\bigcirc$	$\bigcirc$	<b>O*</b>	<b>O*</b>	$\bigcirc$	$\bigcirc$					

- When operation control "EN"=1 or changes from 0→1 ( pinstruction), will perform the 48 bits division operation. Dividend and divisor are each formed by three consecutive registers starting by Sa and Sb respectively. If the result is zero, 'D=0' output will be set to 1. If divisor is zero then the 'ERR' will be set to 1 and the resultant register will keep unchanged.
- All operands involved in this function are all 48 bits, so Sa, Sb and D are all comprised by 3 consecutive registers.

#### Example: 48-bit division

In this example dividend formed by register R2, R1, R0 will be divided by divisor formed by register R5, R4, R3. The quotient will store in R8, R7, and R6.







FUN 26 D P SQRT		SQUARE ROOT FUN 26 SQRT													D P
Operation control -	Ladder symbol       S : Source register to be taken square root         26DP.SQRT       ERR - S range error         D :       ERR - S range error         D :       S, D may combine with V, Z, P0~P9 to serve indirect address application														ve
Bang	w/x		\//M	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	ĸ	XR	
Range	WX0	WY0	WMO	WS0	TO	C0	R0	R3840	R3904	R3968	R5000	D0		V · Z	
Ope-	1												16/32-bit	t Do Do	
rand	WX240	WY240	WM1896	WS984	T255	C255	R3839	R3903	R3967	R4167	R8071	D4095	$\cap$	P0~P9	
	0	0	0	0	0	0	0	0	0	 ⊖*	 *	0	0	0	
		U	U	U	U	U	U	l	U	U	$\cup$	U	1	$\cup$	
x0 ∳   -	— EN-	-26DP. S : 21474 D :	SQRT — 483647 R 0	-ERR	_	•	The	instruc tant 21	tion at 47483	left ca 647, ar	alculate	es the res the	square result ir	י root of th R0.	пe
			S		K		2	147483	3647		]				
								Ūχ0=	=1						
			<b>~</b>					4604	0		7				
			D	<b>K</b> 1	R0		D1	4634	U	PO					
							Γ			RU					
					√214 <sup>′</sup>	74836	47 =	4634(	).95						
							rou	unding	↑ off						





FUN 29 D P EXT	SIGN EXTENSION	FUN 29 D P EXT												
Operation cor	Ladder symbol       D : Register to be taken sign extension         Operation control - EN       EXT       D         Range       WY       WM       WS       TMR       CTR       HR       OR       SR       ROR       DR       XR         WY0       WM0       WS0       T0       C0       R0       R3904       R3968       R5000       D0       V < Z													
	WY0         WM0         WS0         T0         C0         R0         R3904         R3968         R5000         D0         V ~ Z           Ope- rand         I													
<ul> <li>When open numerical successive numerical</li> <li>This instruction</li> </ul>	eration control "EN" = 1 or from 0 to 1 ( instruction), this instruction will sign exten value specified by D to 32-bit value and store it into the 32-bit register comprised e words, D + 1 and D. (Both values are the same, only it was originally formated value, and was then extended to be formated as a 32 bit numerical value.)	t the 16 bit by the two as a 16 bit e in a 32-bit operations												
(+,-,*,/,CN operand s	<ul> <li>The instruction at left takes a 16 bit numerical</li> </ul>	ation all the												
×0 ←    -	29P       and extends it to an equivalent value in 3 stores it into a 32 bit register (DR0=R1R0) c and R1         EXT       R       0	32 bits, then omprised R0												
D R1 R0	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	- 12345												
D R1 R0	B31 R1 B16 B15 R 0 B0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	- 12345												
Before exten	ension (16 bits) R0= CFC7H=-12345 sion (32 bits) R1R0=FFFFCFC7H=-12345 The two numerical values are actually	/ the same												



FUN31 P CRC16		CRC1	6 CALCULATION (CRC16)	FUN31 P CRC16
Executrion contro	Ladder symb         31P.CRC16         MD :         S :         N :         D :         Range         HR       ROR         R0       R5000         I       Image         R0       R5000         Image       Image         R0       R5000         Image       Image         R0       R5000         Image       Image         Image       Image         R0       R5000         Image       Image	Del - D=0 - ERR K 5 0-1 1-256	<ul> <li>MD : 0, Lower byte of registers to be calcu CRC16</li> <li>: 1, Reserved</li> <li>S : Starting address of CRC16 calculation</li> <li>N : Length of CRC16 calculation (In Byte)</li> <li>D : The destination register to store the calc CRC16, Register D stores the Upper Byte of CRC Register D+1 stores the Lower Byte of CRC</li> <li>S, N, D may associate with V \ Z \ P0~P9 in serve the indirect addressing application</li> </ul>	llated the culation of C16 CRC16 dex register to
<ul> <li>When exist the lower the lower</li> <li>The outpose</li> <li>It will no</li> <li>When car very ofter message</li> <li>CRC16</li> <li>Perform calculati</li> <li>M0</li> </ul>	ecution control "EN"=1 of r byte of S and by the left put indication "D=0" will b t execute the calculation communicating with the in communicating	or changes fro ngth of N, the be ON if the va and the outpu telligent perip lbus RTU con yclical Redund on the recei eans no error	from 0→1 ( $\square$ instruction, it will start the CRC16 calcoresult of calculation will be stored into register D are alue of calculation is 0. at indication "ERR" will be ON if the length is invalid heral in binary data format, the CRC16 error detect nmunication protocol uses this method for error data dancy Check calculation performed on the message ved message data and error check value, the rewithin this message frame.	ulation from nd D+1. I. tion is used detection of e contents. esult of the execute the
	EN-S:D0 D:V EN-MD:0-D S:R0 N:D0 D:R0V	0 0=0 -   ERR - (	CRC16 calculation starting from lower byte of R0, t assigned by D0, and then stores the CRC value i R0+V and R0+V+1. It is supposed D0=10, the registers R10 and R11 v CRC16 value.	he length is into register vill store the
	High ByteR0Don't careR1Don't careR2Don't careR3Don't careR4Don't careR5Don't careR6Don't careR7Don't careR8Don't careR9Don't care	S Low Byte Byte-0 Byte-1 Byte-2 Byte-3 Byte-3 Byte-4 Byte-5 Byte-6 Byte-6 Byte-7 Byte-8 Byte-9	D High Byte Low Byte R10 00 CRC-Hi R11 00 CRC-Lo	

FUN32 CONVERTING THE RAW VALUE OF 4~20MA ANALOG INPUT FUN32 ADCNV ADCNV (ADCNV) Ladder symbol PI: 0, the polarity setting of analog input module is at unipolar 32.ADCNVposition Operation Control - EN PI: : 1, the polarity setting of analog input module is at bipolar S position 14/12 - Bit Selection - F/T Ν S: Starting address of source registers N: Quantity of conversion (In Word) D -D: Starting address of destination registers S, N, D may associate with V \ Z \ P0~P9 index register to serve HR IR ROR DR Κ Range R3840 R5000 R0 D0 the indirect addressing application. Operand R3839 R3903 R8071 D4095 ΡI 0~1 S  $\cap$  $\cap$  $\bigcirc$  $\bigcirc$  $\cap$ 1~64 Ν 0 D  $\bigcirc$ ()\*  $\bigcirc$ 

- When the analog input is one of 2~10mA/ 4~20mA/1~5V/2~10V, the analog input module is the solution to get the value of this kind of signal, but the input span of the analog input module is 0~10mA/0~5V (Setting at 5V \ Unipolar) or 0~20mA/0~10V(Setting at 10V \ Unipolar), however there will exist the offset of the raw reading value; this instruction is applied to eliminate the offset and convert the raw reading value into the range of 0~4095(12-bit) or 0~16383(14-bit), it is more convenient for following operation.
- When execution control "EN"=1, it will execute the conversion starting from S, length by N, and then store the results into the D registers.
- When the input "F/T" =0, it assigns the 12-bit analog input module; while "F/T" =1, it assigns the 14-bit operation.
- This instruction will not act if invalid length of N.
- The reading value of the analog input must be in -2048~2047 or -8192~8191 format that the conversion will have the correct correspondence. Otherwise, if the reading value is in 0~4095 or 0~16383 format that the conversion will have the wrong correspondence.

FUN32 ADCNV	CONVERTING THE F	og input	FUN32 ADCNV		
Example : M0 H I EN - M1 H F/T	32.ADCNV         P1 :       0         S :       R3840         N :       6         D :       R500				
Description :	When M0 is ON and M1 is OF the offset of $4\sim$ 20mA raw read will be stored into R500 $\sim$ R505.	F, it will perf ling value wi	orm 6 points of conversic Il be eliminated, and the	n starting from R3 corresponding val	840, where ue $0{\sim}4095$
	S		D		
	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	⇔	R5000R5012047R5024095R5030R5040R5050	(4 mA) (12 mA) (20 mA) (0 mA) (0 mA) (0 mA)	
	When M0 is ON and M1 is ON, i offset of 4~20mA raw reading va stored into R500~R505.	it will perform alue will be e	16 points of conversion st iminated, and the corresp iminated, and the corresp	arting from R3840 oonding value 0~16	, where the 3383 will be
	S		D		
	R3840-4916R38411637R38428191R3843-8192R3844-8192R3845-8192	⇔	R5000R5018191R50216383R5030R5040R5050	(4 mA) (12 mA) (20 mA) (0 mA) (0 mA) (0 mA)	



FUN33 P LCNV	FUN33     Linear Conversion       LCNV     (LCNV)								
Expression Fill the cor The conve below:	2 : Multiplicator + Offset method nversion parameter table with the value rted result(Dn) will be generated from	es of multiplier(A), divisor(B) and of m the source data(Sn) through th	fset(C); ne formula shown						
Dn =[(S The ran A = 1 ∽ B = 1 ∽ C = -32	n×A)∕B]+C ge of each operand as below: ~ 65535 ~ 65535 768 ~ 32767	Dn Multiplicator = $\frac{A}{B}$	Curve of scaling or linear conversion						
Sn = 0 Dn = -32	~ 65535 2768 ~ 32767	С	<b>→</b> Sn						

#### Description of operation mode :

- 1. When Md = 0, the linear conversion works by expression 1, and all source data share the same parameters VML \ VMH \ VSL and VSH for conversion.
- 2. When Md = 1, the linear conversion works by expression 1, and each source data has the independent corresponding parameters VML、VMH、VSL、VSH for conversion; if there are N entries of source data, the conversion parameter table should have N groups of VML、VMH、VSL、VSH for working, there are N×4 registers in the conversion parameter table.
- 3. When Md = 2, the linear conversion works by expression 2, and all source data share the same parameters  $A \cdot B$  and C for conversion.
- 4. When Md = 3, the linear conversion works by expression 2, and each source data has the independent corresponding parameters A 

  B 

  C for conversion; if there are N entries of source data, the conversion parameter table should have N groups of A 

  B 

  C for working, there are N×3 registers in the conversion parameter table.









# Multiple Linear Conversion

FUN34 P MLC		Multiple Li	near Conversion (MLC)	FUN34 P MLC
Execution Control Selection	EN - 34P. 1 Rs : SI : X/Y- Tx : Ty : TI : D :	MLCOVR	Rs : Starting address of the source data SI : Quantity of source data, 1~64 Tx : Starting address of X table Ty : Starting address of Y table TI : Quantity of table, 2~255 D : Starting address to store the result	
		Range         HR           R0         R           R0         R           R3839         R           Rs         0           SI         0           Tx         0           Ty         0           TI         0           D         0	IR         ROR         DR         K           13840         R5000         D0	
<ul> <li>When the an or for provide the second second</li></ul>	the analog input alog input can be proceeding contro ocess measurem le, which the mea	module being used converted into the l operation. ent calibration, malasurement value fro	for the analog measurement, the raw read engineering range through this instruction king the linear conversion for the engineer om the PLC's can be corrected by the value	ing value of I for display ing process ue from the
● Standa ● When multipl starting starting param result.	execution control e linear conversi g address of the g address of X of eter table, TI is th	h this instruction. ol "EN"=1or from C on operation accor source data, SI is conversion paramet ne quantity of X/Y t	$D \rightarrow 1$ ( instruction), this instruction will private the selection of X/Y input; where the quantity of source data for conversion ter table, Ty is the starting address of Y table, D is the starting address to store the	berform the e Rs is the n, Tx is the conversion e converted
<ul> <li>When to find sequer Ty tab When to find or des section</li> </ul>	executing and se the correspondince), and then ca le; executing and se the correspondin scending sequent n of Ty and Tx tab	lection X/Y=0, it wil ng location in Tx t alculate the linear c lection X/Y=1, it wil g location in Ty tab ce), and then calcu- le.	I compare the source data with the entities able (The entities in Tx table must be in conversion according to the located section I compare the source data with the entities ble (The entities in Ty table can either be in ulate the linear conversion according to	of Tx table ascending n of Tx and of Ty table ascending the located
When	the source data is	s out of all entities o	of table, OVR=1.	
● It woul	dn't execute this	nstruction if illegal s	SI or TI.	

FUN34 P	Multiple Linear Conversion	FUN34 P
MLC	(MLC)	MLC

## Expression:

. The entities of Tx conversion parameter table must be in ascending sequence to have correct linear conversion; the entities of Ty conversion parameter table can either be in ascending or descending sequence. When executing this instruction, it will search the located section by comparing entities of the table with source data, and then calculate the linear conversion according to the following expression:

$$Vy = (Vx - Tx_n) \times (Ty_n + 1 - Ty_n / Tx_n + 1 - Tx_n) + Ty_n \text{ if } X/Y=0$$
$$Vx = (Vy - Ty_n) \times (Tx_n + 1 - Tx_n / Ty_n + 1 - Ty_n) + Tx_n \text{ if } X/Y=1$$

.Value of Vy  $\$  Vx  $\$  Tx\_n  $\$  Tx\_n+1  $\$  Ty\_n  $\$  Ty\_n+1 must be  $\$  -32768  $\sim$  32767



## Multiple Linear Conversion





## Multiple Linear Conversion





scription : When M10=1  $\times$  M11=0, R0 is the starting address of source data  $\times$  R99 is the quantity of source data, R1000 is the starting address of Tx conversion parameter table, R2000 is the starting address of Ty conversion parameter table  $\times$  R199 is the quantity of table; the source data R0~R5 will be calculated the linear conversion according to Tx and Ty table between three sections, then store the results into D0 $\sim$ D5.The result value is 0 if source data  $\leq$ 3276; the result value is 5000 if source data  $\geq$  16000.



# Logical Operation Instructions

FUN 35 XO	5 <b>D P</b> R	EXCLUSIVE OR											FUN 〉	35 <b>D P</b> (OR		
Operat	ion control -	Ladder symbol       Sa : Source data a for exclusive of Sb : Source data b for exclusive of Sb : Source data b for exclusive of D : Register storing XOR results         - EN       - D=0 - Result as 0         Sb :       D : Register storing XOR results         Sa :       D : Register storing xOR results         Sa :       Sa :         D :       D : Register storing xOR results         Sa :       Sa :         D :       D : Register storing xOR results         Sa :       Sa :         D :       D : Register storing xOR results         Sa :       Sa :         D :       Sa :         D :       Sa :         D :       Sa :         Sa :											or oper or oper s /, Z, P( n	ation ation )~P9 to		
	Range Ope- rand Sa Sb D	WX WX0   WX240 〇	WY WY0   WY240     	WM WM0 WM1896 O	WS WS0 WS984 O O	TMR         T0         T255         O         O         O	CTR C0   C255 0 0 0	HR R0   R3839 0 0	IR R3840   R3903   	OR R3904   R3967     	SR R3968   R4167       	ROR R5000   R8071     	DR D0   D4095 () ()	K 16/32bit +/- number	XR V \ Z P0~P9 () ()	
•	When ope (exclusive bits of Sa correspond After the o	eration or) ope and St ding bit peratio	control eration (B0~E within n, if all - Sa : Sb : D :	"EN" = of data 3 315 or B D as 1, o the bits (OR R 0 R 1 R 2	1 or o Sa anc 0~B31 otherw in D ar	change I Sb. 1 ), and ise as re all 0	es fro The op if bits 0.	m 0 to peratic s at the set th • T u: in	o 1 ( [ on of the same are 0 fla the ins sing the R2.	instin nis fun e posit ng "D =	ruction i ction ha ion ha = 0" to n at le and R	n), will s to co ave dif 1. 1.	perfol ompare ferent	rm the e the co status, ogical X and sto	logical prrespor then se OR ope res the	XOR nding et the eration result
			Si Si	a R0 b R1		1       1       1       1	1 1 0 1 1 0	0 1 1 1 1 X 1 0	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	1 1 0 1	0 1 0 0	1 0 1 1	10			

UN 36 🖸 🎴 XNR					E>	XCLU	ISIVE	NOR						FUN 3 XN	6 D NR
Operation control -	— EN -	<u>Ladd</u> 36DI Sa : Sb : D :	er syml	bol - Di	=0 — F	Result	as 0	Sa St D Sa in	a : Data o : Data : Reg a, Sb, I direct a	a a for a b for ister st D may addres	XNR c XNR c coring 2 combi s appl	operation operation XNR re ne with ication	on on esults n V, Z, P	0~P9 to	serv
Range	WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	к	XR	Ī
Ope-	WX0 	WY0 	WM0 	WS0	<b>T</b> 0	C0	R0 	R3840	R3904	R3968	R5000	D0 	16/32-bit ± number	V · Z	
Sa	WX240	0		0	0	0255	R3839	R3903	R3967	R4167	R8071	D4095	0	F0~F3	
Sb	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
D		0	$\bigcirc$	0	$\bigcirc$	$\bigcirc$	$\bigcirc$		$\bigcirc$	<b>O*</b>	<b>O</b> *	$\bigcirc$		0	
<ul> <li>When op (inclusive bits of Sa within D a</li> <li>After the</li> </ul>	eration or) op a and S as 1. If operati	o contro peration Sb (B0 not the ion, if the	ol "EN" n of data ~B15 or en set it he bits i	= 1 or a Sa an r B1~B3 to 0. n D are	chang d Sb. a1), ar all 0,	ges fr The c nd if th	rom 0 operatione bit	to 1 ( on of t has the 0 flag	₽ inst his fur e same "D=0"	truction iction i e value to 1.	h), will s to cc e, then	perfor ompare set the	m the lo the cor e corres	ogical X respond ponding	NR ling bit
<ul> <li>When op (inclusive bits of Sa within D a</li> <li>After the</li> </ul>	eration or) op a and S as 1. If operati	o contro peration Sb (BO not the fon, if the EN-	ol "EN" of data ~B15 or en set it he bits i 36P.XNF Sa : R Sb : R D : R	= 1 or a Sa an r B1~B3 to 0. n D are	chang d Sb. 1), ar all 0, -D=0-	ges fr The o nd if th then s	rom 0 operatione bit set the operation operation set the in	to 1 ( on of t has the 0 flag The ins f the R h the R	P inst his fur same "D=0" truction 0 and 2 regis	tructior action i e value to 1. n at let R1 reg ster.	n), will s to cc a, then ft make gisters	perfor ompare set the es a lo , and th	m the lo the corres corres gical XN he result	ogical X respond ponding IR opera	NR ling bit ation ored

## **Comparison Instructions**



FUN 40 D P BITRD		BIT READ FUN 40 D BITRD												
Operation control	Ladder symbol       S : Source data to be read         - EN       40DP.BITRD         S :       - OBT - Output bit         N :       - OBT - Output bit         N :       - ERR - N value error													be read out. 9 to serve
Ope- rand S N	WX WX0 WX240	WY WY0 WY240 O	WM WM0 WM1896	WS WS0 WS984	TMR T0   T255 ()	CTR C0   C255 () ()	HR R0   R3839 ()	IR R3840   R3903   	OR R3904   R3967   	SR R3968   R4167 	ROR R5000   R8071 	DR D0   D4095 ()	K 16/32-bi +/- numbe 0~31	XR t V · Z er P0~P9 0
<ul> <li>When r put it to</li> <li>When r set to z</li> <li>When t</li> <li>N beyo</li> </ul>	ead cor the out ead co ero ( if   he oper nd this	ntrol "E tput bit ntrol "E M1919= rand is range v N- S : N :	N" = 1 o "OTB". (N" = 0, =1 ). 16 bit, th vill set th BITRD — WX 0 7	r chang the out ne effec le N va	ges fro put "O ctive ra lue err } 3(	m 0 to TB" ca ange fo or flag 70	1 ( P an be or N is "ERR The WXC follo	instruc selecte 0~15. " to 1, instruc ) (X0~ ws:	ction), ed to k For 32 and do ction a X15)	take the eep at the ee	t the later of the	bit of the start start ( D in ut this in the 7th to Y0.	the S da te ( if M struction nstruction bit (X7) The re	ta out , and 1919=0 ) or a) it is 0~31. on. ) status from sults are as
			SW	X /X0 N=7-	15	0 0	1 1		<7 10 1	0 1 ] X0=	<u>1 0</u>	X0 0 1		







FUN 44 D P BYMV		BYTE MOVE FUN 44 D BYMV													+ <b>D P</b> 1∨
Move control—	EN -	Ladder symbol       S : Source data to be moved         44DP.BYMV       Ns : Assign Ns byte within S as source byte         S :       ERR - N value error         Ns :       D : Destination register to be moved         Nd :       Nd :         Nd :       S, Ns, D, Nd may combine with V, Z, P0~P9 to serve indirect address application													
Range	WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	ĸ	XR	1
INange	WX0	WY0	WMO	WS0	TO	C0	R0	R3840	R3904	R3968	R5000	DR D0	10/22 hit	V · Z	
Ope-													+/- number	50 50	
S	0	) WY240	WM1896	WS984	1255	C255	R3839	R3903	R3967	R4167	C	D4095	0	P0~P9	_
Ns	0	0	0	0	0	0	0	0	0	0	0	0	0~3	0	
D		$\bigcirc$	0	0	0	0	0		0	○*	0*	0		0	
Nd	0	$\bigcirc$	0	$\bigcirc$	0	0	0	0	0	0	$\bigcirc$	0	0~3	$\bigcirc$	
range is instructio X	0~3. on. 0 	Beyon EN- S Ns D Nc B15	DP.BYM : R 0 5:2 : R 2 1:1	ange, v V	will se RR-	t the	<ul> <li>The with byt</li> </ul>	e erro e instru hin S ( e withi es with	or flag (32 bit in D (3 nin D re	"ERR at left regist 2 bit r emain	t to 1 t move er com register uncha	, and es the posed r comp nged.	do not ca third byte d of R1R0 posed of F	e (B16~B ), to the (3R2). Of	his 23) first ther
s	R1 R(	)			1 (	0 1 1	1 0	1 1							
		<u> </u>	Byte	3	\	В	yte2	/		Byte	e1		Byte	90	1
	N	s=2—										Û X0⊧	=1		
	N	d=1—	Puto'	0			vto2			Put	<u>\</u> 1		Duto	0	
D	R3 R2	2 B31		3		B			10		21 1 0 1				0

FUN 45 D P XCHG	EXCHANGE												FUN 45 D P XCHG
Exchange contr	L ol — EN - D D	Ladder symbol       Da : Register a to be exchanged         - 45DP.XCHG       Db : Register b to be exchanged         Da :       Da :         Da :       Da, Db may combine with V, Z, P0~P9 to se address application											
	Range Ope- rand Da Db	WY WY0   WY240   	WM WM0 WM1896	WS WS0 	TMR         T0         1         T255         O         O	CTR C0 C255 O	HR R0   R3839 ()	OR R3904   R3967   	SR R3968   R4167 ()* ()*	ROR R5000   R8071 * *	DR D0 - D4095 O	XR V · Z P0~P9 O	
<ul> <li>When exchange control "EN" = 1 or has a transition from 0 to 1 ( instruction), will exchanges the contents of register Da and register Db in 16 bits or 32 bits ( instruction) format.</li> <li>X0</li> <li>45P.XCHG</li> <li>The instruction at left exchanges the contents of the 16-bit R0 and R1 registers.</li> </ul>													
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$													
												-	



FUN 47 P UNIT															Fl	JN 47 <mark>P</mark> UNIT
Unite control —	- EN -	Ladder symbol       S : Starting source register to be united         N       47P.UNIT         S :       - ERR - N value error         N :       - ERR - N value error         D :       - ERR - N value error													) serve	
Ra	ange \	WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	К	XR	1
	V V	NX0	WY0	WM0	WS0	TO	C0	R0	R3840	R3904	R3968	R5000	D0	1	V × Z	
Ope	 1 w	 'X240	WY240	WM1896	WS984	T255	C255	R3839	R3903	R3967	R4167	 R8071	D4095	4	P0~P9	
	S	0	0	0	0	0	$\bigcirc$	0	0	0	0	0	0		$\bigcirc$	
1	N	0	0	0	0	0	0	0	0	0	 ★	 ★	0	0	0	
			0	0	0	0	0	0		0	0	0	0		0	]
of N su Nibbles the low form ni • This in be invo "ERR"	uccess s not y vest bit ibble 1, structic olved. to 1, a X0	ive r fill t in t t in t t in t t in t t in t t t n t on or Ther nd d	egister led in [ he regi ). hly prov efore t o not ca 47P.Uh S : R N : 3 D : W	s startin D (when ster, B0 vides W0 he effec arry out t NIT0 Y 0	g from N is oc , each : DRD (1 ttive rar this inst	S, an dd) ard succe 6 bit) nge of tructio	d fill e fille sssive opera f N is n.	them i d with four t and. Be and. Be and. Be and. Be and. Be and. Be and. Be and. Be	nto NE 0. (A bits forr ecause Beyon nstructi nd R2, er.	30, NB nibble m a nil e of this d this on at l	1,f e is con oble, s s, there range, eft take fills th	NBn-1 mprise o B0~I e are u will s es out em int	of D ir d by 4 B3 forr sually et the NB0 fr o NB0	n asc bits m nit only N va	cending Starti oble 0, 4 nibb alue er 3 regist 32 with	g order. ng from B4~B7 eles can rror flag eers, R0, in WY0
N=3 $\begin{cases} S \\ S+\\ S+ \end{cases}$	-1 F -2 F	R0 R1 R2	B15 B12	2B11 B8	B7 B4	4 B3 000 00 010 NB	B0 01 10 00 0			Set the	D e not u ⇒ = ⊥	VY0( V1 nited N	NB3 0000 15↑ NB as (	NB2 010 0	N= 2 NB 0000	3 1 NB0 1 0 0 0 0 1 Y0
## Data Movement Instructions I



#### Data Movement Instructions I



## Data Movement Instructions I

FUN50 P

BDIST

FUN50 P BDIST



- S : Starting address of source register to be distributed
- N : Number of bytes to be distributed
- D : Registers to store the distributed data
- S, N, D may associate with V<sup>2</sup>P0~P9 index register to serve the indirect addressing application.

Range	HR	ROR	DR	K
Ope-	R0	R5000	D0	
Tanu	R3839	R8071	D4095	
s	0	0	0	
N	0	0	0	1~256
D	0	0*	0	

BYTE DISTRIBUTE

- When execution control "EN" =1 or changes from  $0 \rightarrow 1$  ( pinstruction), it will perform the byte distribution starting from S, length by N, and then store the results into D registers.
- This instruction will not act if invalid range of length.
- When communicating with intelligent peripheral in binary data format, this instruction may be applied to do byte distribution for data transmission •

Example :



Description : When M2 changes from 0→1, it will perform the byte distribution starting from R1000, the length is assigned by R999, and then store the results into registers starting from R1500. It is supposed R999=9, the results of distribution will store into R1500~R1508.

Byte
e-1
e-3
e-5
e-7
care

L	)
High Byte	Low Byte
00	Byte-0
00	Byte-1
00	Byte-2
00	Byte-3
00	Byte-4
00	Byte-5
00	Byte-6
00	Byte-7
00	Byte-8
	High Byte 00 00 00 00 00 00 00 00 00 00 00

FUN 51 D P SHFL						SHI	FT LE	FT						FUN 5 <sup>.</sup> SHF	1 <b>D P</b> -L
Shift control — Shift in bit —	EN -	<u>Ladde</u> 51DP. D : N :	r symbo SHFL—	l - ote - erf	3 — SI R — N	hift-ou value	t bit error	ם א וו	D : Reg I : Nur I, D m ndirect	gister to nber of ay com addre	o be sh f bits to hbine v ss app	nifted b be sh vith V, llicatior	ifted Z, P0~P า	9 to serve	9
					[										1
Range	WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	K	XR	
Ope-	VVX0	VVYO	VVIVIO	WS0	10		RU	R3840	R3904	R3968	R5000		1 1   or	V · Z	
rand	WX240	WY240	WM1896	WS984	T255	C255	R3839	R3903	R3967	R4167	R8071	D4095	16 32	P0~P9	
D		$\bigcirc$	0	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$		$\bigcirc$	<b>O*</b>	○*	$\bigcirc$		0	
N	$\bigcirc$	$\bigcirc$	0	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	
• If the ope Beyond th	erand i his rang ——EN ——INB	s 16 bi ge, will - 51P.S - D : R - N : 4	t, the eff set the N SHFL C	ective I I value -OTB- -ERR-	range error 1 Y( (	of N flag "f	is 1~´ ERR" tr ● The tow sho	16. Fo o 1, an e instr /ards t own be	r 32 b id do n uction he left low.	its(D not carr at lef t by 4	instru y out t t shift succe	nction) his ins s the essive	operand truction. data in bits. The	l, it is 1~ register e results	32. R0 are
		YO	B15 ← 0 0	) 1 1	0 (	o 1 ₽	R0 0 1 X0= <u>^</u>	1 1 Г	1 0	0 0	30 0 ←				
		Y0 1 *	B15 0 (	0 1 0	1	1 1	R0 1 0	0 0	01	<u>1</u> 1 △ △	B0 1	INB			

FUN 52 D SHFR					S	HIFT	RIG	HT						FUN S	52 <b>D P</b> HFR
Shift con Shift in	trol— EN – bit— INB –	Ladde - 52DP. D : N :	r symbo SHFR–	2) - OT - EF	B — S R — N	Shift-ou Value	ut bit e error		D : R N : N D, N indire	egiste umber may c ct adc	r to be <sup>-</sup> of bit combir lress a	e shifte s to be ne with applica	d shifted V, Z, P( ition	0∼P9 tc	) serve
Operand	Range WX WX0 WX22 D N O	X WY 0 WY0 1 40 WY240 0	WM WM0 WM1896	WS WS0   WS984 	TMR T0   T255 () ()	CTR C0 C255 O	HR R0   R3839 ()	IR R3840   R3903	OR R3904   R3967   	SR R3968   R4167 ()*	ROR R5000   R8071 * 	DR D0   D4095 ()	K       1     1         or         16     32	XR V · Z P0~P9 O	
<ul> <li>When toward instruct B0 will</li> <li>If the Beyon</li> </ul>	shift contro ls the righ tion) have appear at operand is d this range X0 — INB -	ol "EN" = t by N s been sh shift-out 16 bit, t e, will set 52P.SHF D : R N : 15	* 1 or ha successi ifted righ bit "OTE he effec the N v	as a tra ive bits nt, their s". etive ra alue er OTB— ERR—	nge o ror fla Y0	n fror desce ions f N is g "ER	n 0 to ending will be s 1~16 R" to	<ul> <li>1 ( orde</li> <li>orde</li> <li>repla</li> <li>For</li> <li>1, and</li> <li>The</li> <li>tow</li> <li>res</li> </ul>	instr r). Aft aced b 32 bi d do n a instru ards ults ar	ts ( act the by the ts ( ot car uction the ri e show	), will high shift-iu instru ry out at left ght b wn bel	shift t est bi n bit IN uction) this ins shifts y 15 low.	he data ts, B15 NB, while operand struction. the data success	of D re or B31 e shift-c d, it is in R0 r ive bits	gister ( D but bit 1~32. egister s. The
		INB 0 → △	B15 10 *	1 0	1 0	1 0	R0 1 (	) 1	0 1	0 1	B0 0 —	¥0 →			
		INB 0	B15 0 0 △ △	00	00	♥ ♥			0 0 △ △	00	B0 1	Y0 0 *			



FUN 54 D P ROTR					R	ТАТС	E RIG	ЭНТ						FUN 54 D P ROTR
Rotate contro	I — EN	Lad 54D D N	der syml PP.ROTF	<u>bol</u> ?	)TB — :RR —	Rotate N valu	⊱out-bit e error	[ : ; ;	D : Reg N : Nur D, N m ndirec	gister f mber c ay cor t addre	o be r of bits mbine ess ap	otated to be r with V plicatio	otated , Z, P0- on	-P9 to serve
Rang	e WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	К	XR
Ope-	WX0	WY0	WM0	WS0	T0	C0	R0	R3840	R3904	R3968	R5000	D0	1 <sup>-</sup>	1 V • Z
rand	WX240	WY240	WM1896	WS984	T255	C255	R3839	R3903	R3967	R4167	R8071	D4095	16 3	2 P0~P9
D N	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		<u> </u>			. <u> </u>	<u> </u>	. ~	<u> </u>	<u> </u>	<u> </u>	<u> </u>	. ~		
B14→B1 the same If the op Beyond t	3, , I e time, th erand is his rang 0  EN	B1→B( he statu a 16 bin he, will $1-\frac{54P}{D}$ : N :	D, B0→B <sup>-</sup> us of the set the N ROTR — R 0 8	15. In a rotated	a 32-bi out B( ange error fl Y (	t instru 0 bits v of N is ag "EF 0	uction, will app s 1~16 RR" to • 1 t s	B31→ bear at 5. For 1, and The in: oward shown	B30, 1 t the rc 32 bits I do nc structions the r below	B30→ otate-o s ( <b>D</b> ot carry on at I right 8	B29, . ut bit ' instruct out the eft rot succe	, B1 'OTB". nis inst ates d essive	→B0, E operand ruction. ata fror bits. Th	30→B31). At d, it is 1~32. n R0 register ne results are
			B15 → 1 1	111	00	0 ر ٥	$\begin{array}{c c} R0 \\ \hline 0 & 1 & 0 \\ \hline \\ \\ \\ \hline \hline \hline \\ \hline \hline \hline \\ \hline \hline \hline \\ \hline \hline \hline \hline \hline \\ \hline \hline \hline \hline \hline \hline \\ \hline \hline$	) 1 (	) 1 (	E 0 1 1 Y0				
			B15 10 *	) 1 0	10	<u>1</u>	R0 ) 1 1	1	1 0 (	E 0 0 0 Y0	80 0 1 *			

FUN55 D P B→G			BIN	ARY-C	CODE	TO G	RAY	-COD	E CO	NVER	SION	l		F	UN55 D B→G
o	peratio	on contro	ol — EN	<u>Lad</u> - 55D - S D	<u>der s</u> y P.B- <del>&gt;</del> :	rmbol G —			S: D: S,[ inde:	Startin Startin D opera x addro	g of so g addi and ca essing	ource ress of an com	f destina bine V 、	tion Z ৲ I	P0~P9 for
Range Ope- rand S D	WX WX0 WX240	WY WY0 WY240 〇	WM WM0 WM1896	WS WS0 WS984 O	TMR         T0         1255         〇         〇	CTR C0   C255 () ()	HR R0   R3839 () ()	IR R3840   R3903 	OR R3904   R3967   	SR R3968   R4167   	ROR R5000   R8071 	DR D0   D4095 〇	K 16/32 +/- nun	-bit nber	XR           V ⋅ Z           P0~P9           ○           ○
<ul> <li>When where</li> <li>The constraint of the constra</li></ul>	operat S is th onversi XOR 0 ↓	tion co ne sour ion met ion met ion met ion met	ntrol "EN ce (Binar thod show x  XOR 1 1 $\downarrow \downarrow$	I"=1 or y code) wn as b XOR 0	chang ), and below XOR 0	es froi D is th XOR	m 0→ e dest XOR	1( ₽ in ination XOF 1	nstruct a (Gray a xo 1 ↓	ion), if code R XO 1	i will p ) for st R XC 0	erform oring t DR X 1	o the coo he result OR XO 1	$\frac{1}{100}$	cor 1
→1 Example 1: V	1 When I M0	0 M0 cha	1 0 anges from $55P.B \rightarrow$	1 m 0→1 →G	O , it will	( perfor	) m the •	1 16-bit Conve Gray-o	0 code of erting t code, a	0 conver he 16- and the	1 sion bit Bin en stor	1 ary-co	0 de in R0 e result ii	1 ) into nto F	1 8100.
R0 = 1001	01010	— EN	S: RI D: R 011B →	0 100 R100	)= 110	01111	11111	10105	3						

FUN55 D P B→G		BINARY-CODE	E TO GRA	AY-CODE C	ONVERSIO	N	FUN55 <b>D P</b> B→G
Example 2: \	Vhen M0 =1, it v	vill perform the 32	-bit code o	conversion			
	M0 ∳    EN -	-55DP.B→G S : R0 D : R100		Converting     Gray-code	g the 32-bit Bi e, and then sto	inary-code in DR oring the result ir	0 into to DR100.
DR0=0011	01110010010	0001011110001	0100B <del>-</del>	DR100=0	0101100101	1101100011100	010011110B

FUN56 D P G→B			GRA	Y-COI	DE TO	) BIN	ARY-(	CODE	CON	IVER	SION			FL	JN56 G→E	D P
Operation cont	rrol — I	! EN - \$ [	Ladder s 56DP.G- S :	ymbol → B			S D S a	:Sta :Sta ,D ddress	rting o rting a operar sing	f sourd ddress nd car	ce s of de n com	estinati	on V 、Z 、	P0~F	9 for	index
Range	WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	К		XR	
One-	WX0	WY0	WM0	WS0	T0	C0	R0	R3840	R3904	R3968	R5000	D0	16/32-	·bit	V · Z	
rand	WX240	WY240	WM1896	WS984	T255	C255	R3839	R3903	R3967	R4167	R8071	D4095	+/- num	nber	P0~P9	
S	0	0	0	0	0	0	0	0	0	○ ○*	○ ○*	0			0	
		0	U	0	0	0	0		0	0	0	0			U	
• The co	nversi $0$	on met $0$	thod show 1  1 1  1 $1  0^{8}$ 0  1	vn as b 0 <b>t<sup>or</sup> 1</b>	0 0 0 0	( <b>10</b>	1 108		1 1 1	1 <b>+0</b> 8 0					1 ↓ 1	
Example 1: V	Vhen N	M0 cha	inges fror	n 0→1	, it will	perfor	m the	16-bit	code (	conver	sion					
<b>•</b>	M0 	—EN	- 56P.G→ - S : D( D : D'	В—— ) 100			<sup>.</sup> C an	onvert d then	ing the storin	e 16-bi g the r	t Gray esult i	-code nto D1	in D0 inta 00.	o Bina	ary-cod	e,
D0=10010	1010	10100	11B <b>→</b>	D100 -	= 111(	00110	01100	0010E	}							

FUN56 D P G→B	GRAY-CODE TO BINARY-CODE CONVERSION	FUN56 D P G→B
Example 2: \	When M0 =1, it will perform the 32-bit code conversion	
+	M0     - EN = EN = EN = EN = S : D0 D : D100 Converting the 32-bit Gray-code in DD0 into and then storing the result into DD100.	to Binary-code,
DD0=00110	011100100100010111100010100B → DD100=0010010111000111110010100	0011000B

UN 57 P DECOD						D	ECOD	)E						FUN 57 DECO
Decode conti	rol — E	L 5 S N N D	adder s 7P.DEC :	ymbol OD	- ERF	R — Ra	ange err	or	S : S ( N <sub>S</sub> : S N <sub>L</sub> : L D : S ( S, N <sub>S</sub> to ser	Source 16 bits Starting ength Starting 2~256 , N <sub>L,</sub> D ve indi	data re ) bits to of decc registe points may co rect ad	be dec be dec bded va er storir = 1~16 bombine dress a	to be deco coded with lue (1~8 l ng decode words) with V, Z application	oded nin S pits) ed results , P0~P9 n
Range	WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	К	XR
Ope-	WX0   WX240	WY0   WY240	WM0   WM1896	WS0   WS984	T0   T255	C0   C255	R0   R3839	R3840   R3903	R3904   R3967	R3968   R4167	R5000   R8071	D0   D4095	16/32-bit +/- number	V ∖ Z P0~P9
	-	-	~	$\cap$	$\bigcirc$	$\bigcirc$	0	0	0	0	0	0		0
S	0	0	0	$\cup$	$\cup$	$\sim$	$\sim$		-		-			
S N <sub>s</sub>	0	0	0	0	0	0	Õ	$\bigcirc$	0	$\bigcirc$	0	$\bigcirc$	0~15	$\bigcirc$
S N <sub>s</sub> N <sub>L</sub>	0	0	0	0	0	0	0	0	0	0	0	0	0~15 2~256	0

- This instruction, will set a single bit among the total of 2<sup>NL</sup> discrete points (D) to 1 and the others bit are set to 0. The bit number to be set to 1 is specified by the value comprised by  $BN_S \sim BN_S + N_{L-1}$  of S (which is called the decode value, BN<sub>S</sub> is the starting bit of the decode value, and  $BN_S+N_{L-1}$  is the end value).
- When decode control "EN" = 1 or has a transition from 0 to 1 (  $\mathbf{P}$  instruction), will take out the value BN<sub>S</sub>~  $BN_S+N_{L-1}$  from S. And with this value to locate the bit position and set D accordingly, and set all the other bit to zero
- This instruction only provides 16 bit operand, which means S only has B0~B15. Therefore the effective range of Ns is 0~15, and the NL length of the decode value is limited to 1~8 bits. Therefore the width of the decoded result D is  $2^{1-8}$  points =  $2\sim256$  points =  $1\sim16$  words (if 16 points are not sufficient, 1 word is still occupied). If the value of N<sub>S</sub> or N<sub>L</sub> is beyond the above range, will set the range-error flag "ERR" to 1, and do not carry out this instruction.
- If the end bit value exceeds the B15 of S, then will extend toward B0 of S + 1. However if this occurs then S+1 can't exceed the range of specific type of operand (ie. If S is of D type register then S+1 can't be D3072). If violate this, then this instruction only takes out the bits from starting bit BNs to its highest limit as the decode value.



01001=9, therefore B9 (the 10th point) within D is set to 1, and all other points are 0.

FUN 58 P ENCOD						EI	NCOD	E						FUN 58 ENCOD
Encode contro High/Low priority	Incode control - EN       S       : Starting register to be encoded         S       : SBP.ENCOD       S       : Bit position within S as the encopoint         S       : D=0 - All is 0       NL : Number of encoding discrete point         NL :       ERR - Range error       D : Number of register storing encondition (1 word)         D       :       S, NS, NL, D may combine with V, Z, serve indirect address application         Range       WX       WY       WM       WS       TMR       CTR       HR       IR       OR       SR       ROR       DR       K												oded encodin ete points encodin V, Z, P0 on	g start s (2~256) g results ~P9 to
Range	WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	К	XR
Ope- rand	WX0   WX240	WY0   WY240	WM0   WM1896	WS0   WS984	T0   T255	C0   C255	R0   R3839	R3840   R3903	R3904   R3967	R3968   R4167	R5000   R8071	D0   D4095	16-bit +/- number	V \ Z P0~P9
S	0	0	0	0	$\bigcirc$	$\bigcirc$	0	0	0	0	0	0		0
Ns	0	0	0	0	$\bigcirc$	$\bigcirc$	0	0	0	$\bigcirc$	$\bigcirc$	0	0~15	0
NL	0	0	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	0	0	0	$\bigcirc$	0	0	2~256	$\bigcirc$
D		0	0	0	0	0	0		$\bigcirc$	○*	<b>^</b> *	$\bigcirc$		0



- As shown in the diagram above, for high priority encoding, the bit first to find is b<sub>H</sub> (with a value of 12), and for low priority encoding, the bit first to find b<sub>L</sub> (with a value of 4). Among the N<sub>L</sub> discrete points there must be at least one bit with value of 1. If all bits are 0, will not to carry out this instruction, and the all zero flag "D=0" will set to 1.
- Because S is a 16-bit register, Ns can be 0~15, and is used to assign a point of B0~B15 within S as the encoding start point (b0). The value of N<sub>L</sub> can be 2~256, and it is used to identify the encoding end point, i.e. it assigns N<sub>L</sub> successive single points starting from the start point (b0) towards the left (high position direction) as the encoding zone (i.e.  $b0 \sim bN_{L^{-1}}$ ). If the value of Ns or NL exceeds the above value, then do not carry out this instruction, and set the range-error flag "ERR" as 1.



FUN 59 ₽ →7SG

# 7-SEGMENT CONVERSION

FUN 59 ₽ →7SG



S : Source data to be converted
N : The nibble number within S for conversion
D : Register storing 7-segment result

S, N, D may combine with V, Z,P0~P9 to serve indirect address application

Range	WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	К	XR
	WX0	WY0	WM0	WS0	T0	C0	R0	R3840	R3904	R3968	R5000	D0	16-bit	V × Z
Ope- 🔪													+/-	
rand	WX240	WY240	WM1896	WS984	T255	C255	R3839	R3903	R3967	R4167	R8071	D4095	number	P0~P9
S	0	0	0	0	$\bigcirc$	0	0	0	0	0	0	0	0	0
Ν	0	0	0	0	$\bigcirc$	$\bigcirc$	0	0	0	0	0	$\bigcirc$	0~3	0
D		0	0	0	$\bigcirc$	$\bigcirc$	0		0	<b>O*</b>	<b>O*</b>	0		0

- When conversion control "EN" = 1 or has a transition from 0 to 1 ( instruction), will convert N+1 number of nibbles (A nibble is comprised by 4 successive bits, so B0~B3 of S form nibble 0, B4~B7 form nibble 1, etc...)within S to 7-segment code, and store the code into a low byte of D (High bytes does not change). The 7 segment within D are put in sequence, with "a" segment placed at B6, "b" segment at B5, ...., "g" segment at B0. B7 is not used and is fixed as 0. For details please refer the "7-segment code and display pattern table".
- Because this instruction is limited to 16 bits, and S only has 4 nibbles (NB0~NB3), the effective range of N is 0~3. Beyond this range, will set the N value flag error "ERR" to 1, and does not carry out this instruction.
- Care should be taken on total nibbles to be converted is N+1. N=0 means one digit to convert, N=1 means two digits to convert etc...
- When using the FATEK 7-segment expansion module(FBs-7SGxx) and the FUN84 (7SEG) handy instruction for mixing decoding and non-decoding application, FUN59 and FUN84 can be combined to simplify the program design.



FUN 59 ₽ →7SG

## **7-SEGMENT CONVERSION**

FUN 59 ₽ →7SG

Nibble da	ata of S	7_segment			l	_ow by	vte of E	)			Dieplay
Hexadecimal number	Binary number	display format	B7 ●	B6 a	B5 b	B4 c	B3 d	B2 e	B1 f	B0 g	pattern
0	0000		0	1	1	1	1	1	1	0	
1	0001		0	0	1	1	0	0	0	0	0
2	0010		0	1	1	0	1	1	0	1	
3	0011		0	1	1	1	1	0	0	1	Ţ
4	0100		0	0	1	1	0	0	1	1	L L
5	0101	B1 f B0	0	1	0	1	1	0	1	1	5
6	0110		0	1	0	1	1	1	1	1	6
7	0111	B3 (*)	0	1	1	1	0	0	1	0	Ŋ
8	1000		0	1	1	1	1	1	1	1	
9	1001		0	1	1	1	1	0	1	1	
A	1010		0	1	1	1	0	1	1	1	A
В	1011		0	0	0	1	1	1	1	1	
С	1100		0	1	0	0	1	1	1	0	
D	1101		0	0	1	1	1	1	0	1	
E	1110		0	1	0	0	1	1	1	1	E
F	1111		0	1	0	0	0	1	1	1	F



R2

46 (F)

45 (E)



- When conversion control "EN" = 1 or has a transition from 0 to 1 ( P instruction), will convert the hour: minute: second data of S~S+2 into an equivalent value in seconds and store it into the 32-bit register formed by combining D and D+1. If the result = 0, then set the "D = 0" flag as 1.
- Among the FBs-PLC instructions, the hour: minute: second time related instructions (FUN61 and 62) use 3 words of register to store the time data, as shown in the diagram below. The first word is the second register, the second word is the minute register, and finally the third word is the hour register, and in the 16 bits of each register, only B14~B0 are used to represent the time value. While bit B15 is used to express whether the time values are positive or negative. When B15 is 0, it represents a positive time value, and when B15 is 1 it represents a negative time value. The B14~B0 time value is represented in binary, and when the time value is negative, B14~B0 is represented with the 2's complement. The number of seconds that results from this operation is the result of summation of seconds from the three registers representing hours: minutes: seconds.



The B15 of each registers is used to represent the sign of each time value

- Besides FUN61 or 62 instruction which treat hour: minute: second registers as an integral data, other instructions treat it as individual registers.
- The example program at below converts the hour: minute: second data formed by R20~R22 into their equivalent value in seconds then stored in the 32-bit register formed by R50~R51. The results are shown below.



FUN 62 <mark>P</mark> →HMS	1			SEC	OND-	∍HOI	UR :	MINU	TE:S	SECO	ND				FUN 62 <mark>P</mark> →HMS
Conversion c	ontrol –	– EN -	Ladd 62P S : D :	l <u>er symb</u> → HMS-	<u>PO</u> - D= - O'	=0 — √R —	Result Over r	t as 0 range	S	:Starti :Starti conv	ing reg ing reg ersion	ister o ister s (hour	f secor toring r : minut	nd to be result of e : seco	converted
	Range         WX         WY         WM         WS         TMR         CTR         HR         IR         OR         SR         ROR         DR         K           WX0         WY0         WM0         WS0         T0         C0         R0         R3840         R3904         R3968         R5000         D0         -117968399														
Ope	WX0         WY0         WM0         WS0         T0         C0         R0         R3840         R3904         R3968         R5000         D0         - 117968399           Ope-														
Tanu	s	WX240	WY240	WM1896	WS984	1255	C255	R3839	R3903	R3967	R4167	R8071	D4095	1179647	'99
	D		0	0	0	0	0	0		0	O*	<b>O</b> *	0		
<ul> <li>When from t succe value</li> </ul>	conve he S~{ ssive r it is rej	rsion c S+1 32 register present	ontrol " -bit reg rs D~D ted usii	EN" = 1 jister into +2. All th ng the 2's	or has a the eq he data s compl	a tran uivale i in th emen	sition ent ho iis ins it.)	from C our : m structio	) to 1 ( inute : n is re	inst secon preser	ruction d time nted in	), will ( value binar	convert and sto y (if the	t the sec ore it in ere is a	cond data the three negative



- As shown in the diagram above, after convert to hour : minute : second value, the minute : second value can only be in the range of -59 to 59, and the hour number can be in the range of -32768 to 32767 hours. Because of this, the maximum limit of D is -32768 hours, -59 minutes, -59 seconds to 32767 hours, 59 minutes, 59 seconds, the corresponding second value of S which is in the range of -117968399 to 117964799 seconds. If the S value exceeds this range, this instruction cannot be carried out, and will set the over range flag "OVR" to 1. If S = 0 then result is 0 flag "D = 0" will be set to 1.
- The program in the diagram below is an example of this instruction. Please note that the content of the registers are denoted by hexadecimal, and on the right is its equivalent value in decimal notation.



FUN 63 ₽ →HEX

# CONVERSION OF ASCII CODE TO HEXADECIMAL VALUE

FUN 63 ₽ →HEX



- S : Starting source register.
- N : Number of ASCII codes to be converted to hexadecimal values.
- D : The starting register that stores the result (hexadecimal value).

S, N, D, can associate with V, Z, P0~P9 to do the indirect addressing application.

Range	WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	К	XR
Ope- rand	WX0   WX240	WY0   WY240	WM0   WM1896	WS0   WS984	T0   T255	C0   C255	R0   R3839	R3840   R3903	R3904   R3967	R3968   R4167	R5000   R8071	D0   D4095	16-bit +number	V \ Z P0~P9
S	0	0	$\bigcirc$	0	$\bigcirc$	$\bigcirc$	0	0	0	0	0	0		0
N	0	0	0	0	0	$\bigcirc$	0	0	0	0	0	0	1~511	0
D		0	$\bigcirc$	0	$\bigcirc$	$\bigcirc$	$\bigcirc$		$\bigcirc$	<b>O*</b>	<b>O*</b>	$\bigcirc$		0

- When conversion control "EN" =1 or changes from 0→1( instruction), it will convert the N successive hexadecimal ASCII character('0'~'9','A'~'F') convey by 16 bit registers (Low Byte is effective) into hexadecimal value, and store the result into the register starting with D. Every 4 ASCII code is stored in one register. The nibbles of register, which does not involve in the conversion of ASCII code will remain unchanged.
- The conversion will not be performed when N is 0 or greater than 511.
- When there is ASCII error (neither  $30H \sim 39H$  nor  $41H \sim 46H$ ), the output "ERR" is ON.
- The main purpose of this instruction is to convert the hexadecimal ASCII character ('0'~'9','A'~'F'), which is received by communication port1 or communication port2 from the external ASCII peripherals, to the hexadecimal values that the CPU can process directly.

FUN 63
 CONVERSION OF ASCII CODE TO HEXADECIMAL VALUE
 FUN 63

 
$$\rightarrow$$
HEX
 CONVERSION OF ASCII CODE TO HEXADECIMAL VALUE
  $\rightarrow$ HEX

 (Example 1) When MI from OFF $\rightarrow$ ON, ASCII code converted to hexadecimal value.
 • Converts the ASCII code of R0 into hexadecimal value and store to inbibe (inbibe1-nibble3 remain unchanged) of R100

 Originally R100 - 0000H
 R100 - 0000H
 • Converts the ASCII code of R0 and R1 into hexadecimal value.

  $M1$ 
 $G3 \rightarrow HEX$ 
 • Converts the ASCII code of R0 and R1 into hexadecimal value.

  $M1$ 
 $G3 \rightarrow HEX$ 
 • Converts the ASCII code of R0 and R1 into hexadecimal value.

  $M1$ 
 $G3 \rightarrow HEX$ 
 • Converts the ASCII code of R0 and R1 into hexadecimal value.

  $M1$ 
 $G3 \rightarrow HEX$ 
 • Converts the ASCII code of R0 and R1 into hexadecimal value.

  $M1$ 
 $G3 \rightarrow HEX$ 
 • Converts the ASCII code of R0 and R1 into hexadecimal value.

  $M1$ 
 $G3 \rightarrow HEX$ 
 • Converts the ASCII code of R0 and R1 into hexadecimal value.

  $M1$ 
 $G3 \rightarrow HEX$ 
 • Converts the ASCII code of R0 and R1 into hexadecimal value.

  $M1$ 
 $G3 \rightarrow HEX$ 
 • Converts the ASCII code of R0 and R1 into hexadecimal value.

  $M1$ 
 $G3 \rightarrow HEX$ 
 • Converts the ASCII code of R0 and R1 into hexadecimal value.

  $M1$ 
 $G3$ 
 $G3 \rightarrow HEX$ 
 • Co

FUN 64 ₽ →ASCII

## CONVERSION OF HEXADECIMAL VALUE TO ASCII CODE

FUN 64 ₽ →ASCII



- S : Starting source register
- N : Number of hexadecimal digit to be converted to ASCII code.
- D : The starting register storing result.
- S, N, D, can associate with V, Z, P0~P9 to do the indirect addressing application.

Range	WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	К	XR
Ope-	WX0 	WY0 	WM0 	WS0	<b>T0</b> 	C0 	R0 	R3840	R3904	R3968	R5000	D0 	16-bit + number	V · Z
rand	WX240	WY240	WM1896	WS984	T255	C255	R3839	R3903	R3967	R4167	R8071	D4095		P0~P9
S	0	0	$\bigcirc$	$\bigcirc$	0	0	0	0	0	0	0	0		$\bigcirc$
Ν	0	0	$\bigcirc$	0	0	0	0	0	$\bigcirc$	0	0	0	1~511	$\bigcirc$
D		0	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	0		$\bigcirc$	0*	0*	$\bigcirc$		$\bigcirc$

- When conversion control "EN" =1 or changes from 0→1( P instruction), will convert the N successive nibbles of hexadecimal value in registers start from S into ASCII code, and store the result to low byte (high byte remain unchanged) of the registers which start from D.
- The conversion will not be performed when the value of N is 0 or greater than 511.
- The main purpose of this instruction is to convert the numerical value data, which PLC has processed, to ASCII code and transmit to ASCII peripherals by communication port1 or communication port 4.



END	PROGRAM END	END
	Ladder symbol	
End cor	trol — EN - END No operand	

- When end control "EN" = 1, this instruction is activated. Upon executing the END instruction and "EN" = 1, the program flow will immediately returns to the starting point (0000M) to restart the next scan i.e. all the programs after the END instruction will not be executed. When "EN" = 0, this instruction is ignored, and programs after the END instruction will continue to be executed as the END instruction is not exist.
- This instruction may be placed more than one point within a program, and its input (end control "EN") controls the end point of program execution. It is especially useful for debugging and for testing.
- It's not necessary to put any END instructions in the main program, CPU will automatic restart to start point when reach the end of main program.





- This instruction is used to make a tag on certain address within a program, to provide a target address for execution of JUMP, CALL instruction and interrupt service. It also can be used for document purpose to improve the readability and interpretability of the program.
- This instruction serves only as the program address marking to provide the control of procedure flow or for remark. The instruction itself will not perform any actions; whether the program contains this instruction or not, the result of program execution will not be influenced by this instruction.
- The label name can be formed by any 1~6 alphanumeric characters and can't be duplicate in the same program. The following label names are reserved for interrupt function usage. These "reserved words", can't be used for normal program labels.

Reserved words	Description
X0+I~X15+I (INT0~INT15)	labels for external input (X0~X15) interrupt
X0-I~X15-I (INT0-~INT15-)	service routine.
HSC0I~HSC7I	labels for high speed counter HSC0~HSC7 interrupt service routine.
1MSI (1MS) 、2MSI (2MS) , 3MSI (3MS) , 4MSI (4MS) , 5MSI (5MS) , 10MSI (10MS) , 50MSI (50MS) , 100MSI (100MS)	Labels for 8 kinds of internal timer interrupt service routine.
HSTAI (ATMRI) , HST0I~HST3I	Label for High speed fixed timer interrupt service routine.
PSO0I~PSO3I	Labels for the pulse output command finished interrupt service routine.

Only the interrupt service routine can use the label names listed on above table, if mistaken on using the reserved label on the normal subroutine can cause the CPU fail or unpredictable operation.

The label of following diagram illustration served only as program remarks (it is not treated as a label for call or jump target). For the application of labeling in jump control, please refer to JMP instruction for explanation. As to the labeling serves as subroutine names, please refer to CALL instruction for details.









- This instruction is used to represent the end of a subroutine. Therefore it can only appear within the subroutine area. Its input side has no control signal, so there is no way to serially connect any contacts. This instruction is self sustain, and is directly connected to the power line.
- When PLC encounter this instruction, it means that the execution of a subroutine is finished. Therefore it will return to the address immediately after the CALL instruction, which were previously executed and will continue to execute the program.
- If this instruction encounters any of the three flow control instructions MC, SKP, or JMP, then this instruction
  may not be executed (it will be regarded as not exist). If the above instructions are used in the subroutine
  and causing the subroutine not to execute the RTS instruction, then PLC will halt the operation and set the
  M1933( flow error flag) to 1. Therefore, no matter what the flow is going, it must always ensure that any
  subroutine must be able to execute a matched RTS instruction.
- For the usage of the RTS instruction please refer to instructions for the CALL instruction.



- The function of this instruction is similar to RTS. Nevertheless, RTS is used to end the execution of sub program, and RTI is used to end the execution of interrupt service program. Please refer to the explanation of RTS instruction.
- A RTI instruction can be shared by more than one interrupt service program. The usage is the same as the sharing of an RTS by many subroutines. Please refer to the explanation of CALL instruction.
- The difference between interrupts and call is that the sub program name (LBL) of a call is defined by user, and the label name and its call instruction are included in the main program or other sub program. Therefore, when PLC performs the CALL instruction and the input "EN"=1 or changes from 0→1 (P instruction), the PLC will call (execute) this sub program. For the execution of interrupt service program, it is directly used with hardware signals to interrupt CPU to pause the other less important works, and then to perform the interrupt service program corresponding to the hardware signal (we call it the calling of interrupt service program). In comparing to the call instruction that need to be scanned to execute, the interrupt is a more real time in response to the event of the outside world. In addition, the interrupt service program cannot be called by label name; therefore we preserve the special "reserved words" label name to correspond to the various interrupts offered by PLC (check FUN65 explanation for details). For example, the reserved word X0+I is assigned to the interrupt is occurred at input point X0; as long as the sub program contains the label of X0+I, when input point X0 interrupt is occurred (X0: \_\_\_\_), the PLC will pause the other lower priority program and jump to the subroutine address which labeled as X0+I to execute the program immediately.
- If there is a interrupt occurred while CPU is handling the higher priority (such as hardware high speed counter interrupt) or same priority interrupt program (please refer to Chapter 10 for priority levels), the PLC will not execute the interrupt program for this interrupt until all the higher priority programs were finished.
- If the RTI instruction cannot be reached and performed in the interrupt service routine, may cause a serious CPU shut down. Consequently, no matter how you control the flow of program, it must be assured that the RTI instruction will be executed in any interrupt service program.
- For the detailed explanation and example for the usage of interrupts, please refer to Chapter 9 for explanation.

FUN 70 FOR							FOF	R							FUN 70 FOR
			Ladd	er symb	ol										
<b>+</b>		7 F	0	Ν				N : N	Numbe	r of tim	nes of I	oop ex	ecutio	า	
	Range	WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	K	
Op	e-	WX0	WY0	WM0	WS0	T0	C0	R0	R3840	R3904	R3968	R5000	D0	1	
ran	id 🔪	WX240	WY240	WM1896	WS984	T255	C255	R3839	R3903	R3967	R4167	R8071	D4095	16383	
	Ν	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	0	0	$\bigcirc$							

- This instruction has no input control, is connected directly to the power line, and cannot be in series with any conditions.
- The programs within the FOR and NEXT instructions form a program loop (the start of the loop program is the next instruction after FOR, and the last is the instruction before NEXT). When PLC executes the FOR instruction, it first records the N value after that instruction (loop execution number), then for N times successively execution from start to last of the programs in the loop. Then it jumps out of the loop, and continues executes the instruction immediately after the NEXT instruction.
- The loop can have a nested structure, i.e. the loop includes other loops, like an onion. 1 loop is called a level, and there can be a maximum of 5 levels. The FOR and NEXT instructions must be used in pairs. The first FOR instruction and the last NEXT instruction are the outermost (first) level of a nested loop. The second FOR instruction and the second last NEXT instruction are the second level, the last FOR instruction and the first NEXT instruction form the loop's innermost level.



- In the example in the diagram at left, loop ① will be executed 4 ×3 ×2 = 24 times, loop ② will be executed 3 ×2 = 6 times, and loop ③ will be executed 2 times.
- If there is a FOR instruction and no corresponding NEXT instruction, or the FOR and NEXT instructions in the nested loop have not been used in pairs, or the sequence of FOR and NEXT has been misplaced, then a syntax error will be generated and this program may not be executed.
- In the loop, the JMP instruction may be used to jump out of the loop. However, care must be taken that once the loop has been entered (and executed to the FOR instruction), no matter how the program flow jumps, it must be able to reach the NEXT instruction before reaching the END instruction or the bottom of the program. Otherwise FBs-PLC will halt the operation and show an error message.
- The effective range of N is 1~16383 times. Beyond this range FBs-PLC will treat it as 1. Care should be taken , if the amount of N is too large and the loop program is too big, a WDT may occur.



I/O Instructions I

![](_page_68_Figure_1.jpeg)

- For normal PLC scan cycle, the CPU gets the entire input signals before the program is executed, and then perform the executing of program based on the fresh input signals. After finished the program execution the CPU will update all the output signals according to the result of program execution. Only after the complete scan has been finished will all the output results be transferred all at once to the output. Thus for the input event to output responses, there will be a delay of at least 1 scan time (maximum of 2 scan time). With this instruction, the input signals or output signals specified by this instruction can be immediately refresh to get the faster input to output response without the limitation imposed by the scan method.
- When refresh control "EN" = 1 or has a transition from 1 to 0( instruction), then the status of N input points or output points (D~D+N-1) will be refreshed.
- The I/O points for FBs-PLC's immediate I/O are only limited to I/O points on the main unit. The table below shows permissible I/O numbers for 20, 32, 40 and 60 point main units:

Main-unit type Permissible numbers	10 points	14 points	20 points	24 points	32 points	40 points	60 points
Input signals	X0~X5	X0~X7	X0~X11	X0~X13	X0~X19	X0~X23	X0~X35
Output signals	Y0~Y3	Y0~Y5	Y0~Y7	Y0~Y9	Y0~Y11	Y0~Y15	Y0~Y23

- If the intended refresh I/O signals of this instruction is beyond the range of I/O points specified on above table then PLC will be unable to operate and the M1931 error flag will be set to 1. (for example, if in a program, D=X11, N=10, which means X11 to X20 are to be immediately retrieved. Supposing the main unit is FBs-32MA, then its biggest input point is X19, and clearly X20 has already exceeded the main unit's input point number so under such case M1931 error flag will be set to 1).
- With this instruction, PLC can immediately refresh input/output signals. However, the delay of the hardware or the software filter impose on the I/O signals still exist. Please pay attention on this.

```
I/O Instructions I
```

$\begin{array}{c} Ladder symbol \\ Input control = EN \left[ \begin{matrix} 76D.TKEY \\ IN : \\ D : \\ Were the transformed by the transform$	TKEY					D	ECIMA	L- KE`	y inp	UT						FUN 7 TKE	6 D Y
RangeXYMSWYWMWSTMRCTRHRORSRRORDRXROpe11 <t< th=""><th>Input contro</th><th>— EN -</th><th>Ladi -76D IN : D : KL :</th><th>der sy</th><th><u>/mbol</u> /</th><th>- KPR</th><th>— Key in</th><th>action</th><th>IN D K ir</th><th>N : Key : reg L: star may direct</th><th>y input ister s ting co coml addre</th><th>t point toring oil to re bine w ss app</th><th>key-in eflect t vith V blicatio</th><th>numer he inpu , Z, F n</th><th>rals ut stati ₽0∼₽9</th><th>us to se</th><th>rve</th></t<>	Input contro	— EN -	Ladi -76D IN : D : KL :	der sy	<u>/mbol</u> /	- KPR	— Key in	action	IN D K ir	N : Key : reg L: star may direct	y input ister s ting co coml addre	t point toring oil to re bine w ss app	key-in eflect t vith V blicatio	numer he inpu , Z, F n	rals ut stati ₽0∼₽9	us to se	rve
V0V0V0M0S0WY0WM0WS0T0C0R0R3968R5900D0V · ZrandV240V1896S984WY240W1896WS984T255C255R3839R3967R4167R8071D4095P0-P9INOO <t< th=""><th>Ranc</th><th>e X</th><th>Y</th><th>Μ</th><th>S</th><th>WY</th><th>WM</th><th>WS</th><th>TMR</th><th>CTR</th><th>HR</th><th>OR</th><th>SR</th><th>ROR</th><th>DR</th><th>XR</th><th></th></t<>	Ranc	e X	Y	Μ	S	WY	WM	WS	TMR	CTR	HR	OR	SR	ROR	DR	XR	
Operand randX240Y240M1896S984WY240WW1896WS984T255C255R3839R3967R4167R8071D4095P0-P9NDDDDDDDDDDDDKLDDDDDDDDDDDDKLDDDDDDDDDDDDKLDDDDDDDDDDDDKLDDDDDDDDDDDDKLDDDDDDDDDDDDDKLDDDDDDDDDDDDDWhen input control "EN" = 1, this instruction will monitor the 10 input points starting from IN and put the corresponding register can store up to 4 digits, and for the 32-bit operand, D register, new key-in number will kick out the oldest key number of the D register. The key-in status of the 10 corresponding key is depressed and remain unchanged even if the corresponding key is released. Until other key is depressed (ON), then the key-in flag KPR will set to 1. Only one of INO-IN9 key can be depressed at the same time. If more than one is pressed, then the first one is the only one taken. Below is a schematic diagram ofDDDDDDDDDDDD<	- Thung	X0	Y0	MO	S0	WY0	WM0	WS0	TO	C0	R0	R3904	R3968	R5000	D0	V × Z	
INImage: construction has designated 10 input points IN-IN+9 (IN0-IN9) to one decimal number entry (IN->0, IN+1->1). According to the key-in sequence (ON) of these input points, it is possible to enter 4 or 8 decimal numbers into the registers specified by D.When input control "EN" = 1, this instruction will monitor the 10 input points starting from IN and put the corresponding number into D register while the key were depressed. It will wait until the input point has released, then monitor the next "ON" input point, and shift in the new number into D register (high digit is older than low digit ). For the 16-bit operand, D register can store up to 4 digits, and for the 32-bit operand 8 digits may be stored. When the key numbers full fill the D register, new key-in number will kick out the oldest key number of the D register. The key-in status of the 10 input points starting from IN will be recorded on the 10 corresponding key is depressed and remain unchanged even if the corresponding key is released. Until other key is depressed (ON), then the key-in flag KPR will set to 1. Only one of INO-IN9 key can be depressed and remain unchanged even if the corresponding key is a schematic diagram of Will set to 1. Only one of INO-IN9 key can be depressed and remain unchanged even if the corresponding key is a schematic diagram of D BIN(0-9999)Key-in L BIN(0-9999)	Ope- rand	X240	Y240	M1896	S984	WY240	WM1896	WS984	T255	C255	R3839	R3967	R4167	R8071	D4095	P0~P9	
DOO <th< td=""><th>IN</th><th>0</th><td></td><td></td><td></td><td></td><td>_</td><td></td><td></td><td>(</td><td></td><td></td><td></td><td><u> </u></td><td>-</td><td></td><th></th></th<>	IN	0					_			(				<u> </u>	-		
This instruction has designated 10 input points IN~IN+9 (IN0~IN9) to one decimal number entry (IN->0, IN+1->1). According to the key-in sequence (ON) of these input points, it is possible to enter 4 or 8 decimal numbers into the registers specified by D. When input control "EN" = 1, this instruction will monitor the 10 input points starting from IN and put the corresponding number into D register while the key were depressed. It will wait until the input point has released, then monitor the next "ON" input point, and shift in the new number into D register (high digit is older than low digit ). For the 16-bit operand, D register can store up to 4 digits, and for the 32-bit operand 8 digits may be stored. When the key number full fill the D register. The key-in status of the 10 input points starting from IN will be recorded on the 10 corresponding coil starting from KL. These coils will set to 1 while the corresponding key is depressed and remain unchanged even if the corresponding key is released. Until other key is depressed (ON), then the key-in flag KPR will set to 1. Only one of INO~IN9 key can be depressed at the same time. If more than one is pressed, then the first one is the only one taken. Below is a schematic diagram of	D		$\bigcirc$	$\bigcirc$	$\bigcirc$	0	0	0	0	0	0	0	*	*	0	0	
	(nigh of registe digits registe numbe points corres while uncha other I any in will se the sa one is	r can st may be r, new r of the starting ponding the col nged ev cey is de put poin t to 1. C me time	store up store up key-i e D re g fro coil s rrespo ven if epress t is de Dnly o e. If n	an lov p to 4 d. Wh gister. m IN starting onding the co sed the epress one of nore the taken	v digit digits, en the ber v The k will g from key orrespo en it w ed (O INO~II nan or	). For and for e key n vill kick key-in s be re KL. Th is dep onding l vill retur N), then N9 key ne is p	the 16-b r the 32- numbers c out the status of ecorded nese coil- pressed key is re n to zero n the key can be ressed,	it oper bit ope full fill e olde the 10 on the s will s and the eleased o. As he y-in fla depres then th	and, L rand { the E st key ) inpu ne 1( et to 7 remain d. Unti ong as g KPF sed a	5 3 7 1 1 1 1 1 5 5 7 7 1 1 5 7 7 1 1 1 5 7 7 1 1 1 1	Key∙ IN0 ∼ Force	-in IN9 d out∢		BCD s 100s	2 Code 10S	15	9

![](_page_69_Figure_2.jpeg)

• The instruction at left represents the input point X0 with the number "0", X1 is represented by 1, ..., M0 records the action of X0, M1 records the action of X1 ..., and the input numerical values are stored in the R0 register.

![](_page_70_Figure_1.jpeg)

#### I/O Instructions I

FUN 77 D HKEY						HEX-	KEY II	NPUT	-						FUN HK	77 <b>D</b> EY
		La	dder s	ymb	ol											
		-77	лнке	.γ					I	N : Sta	arting o	of digita	al inpu	t for ke	ey scar	า
Execution contro	I— EN	- IN	:	- 1		KP — Nui	mber ke	y press	, (	DT: Sta	arting o key sc	of digit an (4 p	al outp points)	out for	multipl	exing
		01	-:						0	) : Re	gister	to stor	e key-i	in num	bers	
		D	:			(P — Fur	nction ke	v pres	ٍ ۲	KL: Sta	arting r	elay fo	or key s	status		
		KI	-			i iui		<i>y</i> preo	V	VR: W	orking	regist	er, it ca	an't rep	peat in	use
		KL:     D may combine with V < Z												I ∖ P0~ ation	-P9 to :	serve
Range	X	Y	М	S	WY	WM	WS	TMR	CTR	HR	OR	SR	ROR	DR	XR	
, taing	X0	Y0	MO	S0	WY0	WM0	WS0	Т0	C0	R0	R3904	R3968	R5000	D0	V 、 Z	
Ope-															<b>D</b> 0 <b>D</b> 0	
	x240	Y240	M1896	5984	WY240	WM1896	WS984	1255	C255	R3839	R3967	R4167	R8071	D4095	P0~P9	
OT		$\cap$														
D					0	0	0	0	0	0	0	<b>O*</b>	<b>O*</b>	0	0	
KL		$\bigcirc$	$\bigcirc$	$\bigcirc$												

- The numeric (0~9) key function of this instruction is similar as for the TKEY instruction. The hardware connection for TKEY and HKEY is different. For TKEY instruction each key have one input point to connect, while HKEY use 4 input points and 4 output points to form a 4x4 multiplex 16 key input. 4x4 means that there can be 16 input keys, so in addition to the 10 numeric keys, the other 6 keys can be used as function keys (just like the usual discrete input). The actions of the numeric keys and the function keys are independent and have no effect on each other.
- When execution control "EN" = 1, this instruction will scan the numeric keys and function keys in the matrix formed by the 4 input points starting from IN and the 4 output points starting from OT. For the function of the numeric keys and "NKP" output please refer to the TKEY instruction. The function keys maintain the key-in status of the A~F keys in the last 6 relays specified by KL (the first 10 store the key-in status of the numeric keys). If any one of the A~F keys is depressed, FKP (FO1) will set to 1. The OT output points for this instruction must be transistor outputs.
- The biggest number for a 16-bit operand is 4 digits (9999), and for 32-bit operand is 8 digits (99999999). However, there are only 6 function keys (A~F), no matter whether it is a 16-bit or 32-bit operand.

![](_page_71_Figure_5.jpeg)

![](_page_71_Figure_6.jpeg)


8

Χ4

Χ5

X6

second group input

PLC

(only effective in 32-bit operand)

X7

Х3

Y3

2

X0

Y0

S/S

C

24V

ß

Х1

Y1

Х2

Y2

first group input

FUN 79 D 7SGDL		7-SEGMENT OUTPUT WITH LATCH											FL 7	JN 79 <b>D</b> 'SGDL	
Execution contro	La 75 0 0 N W	adder: 9D.7S 3 :   1 :   R :	symbol GDL	- dn -	- Outp	ut com	plete	S OT WR S m indii	: Regis displa : Starti : Spec : Work ay con rect ad	ster sto ayed ng num ify sign ting reg nbine w dressin	nber of al outp gister, in vith V s ng appli	e data ( scanni out and t can't ( Z \ P0 ication	(BCD) to ng outp polarity repeat ir ~P9 to s	b be ut of latch i use serve	
Range	Y	WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	К	XR
Ope- rand	Y0   Y240	WX0   WX240	WY0   WY240	WM0   WM1896	WS0   WS984	T0   T255	C0   C255	R0   R3839	R3840   R3903	R3904   R3967	R3968   R4167	R5000   R8071	D0   D4095	16-bit number	V <sub>`</sub> Z P0~P9
S			0	0	0	0	0	0	0	0	0	0	0	0	0
OT	$\bigcirc$														
N														0~3	

- When input control "EN" = 1, the 4 nibbles of the S register, from digit 0 to digit 3, are sequentially sent out to the 4 output points, OT0~OT3. While output the digit data, the latch signal of that digit (OT4 corresponds to digit 0, OT5 corresponds to digit 1, etc...) at the same time is also sent out so that the digital value will be loaded and latched into the 7-segment display respectively.
- When in D (32-bit) instruction, nibbles 0~3 from the S register, and nibbles 0~3 from the S+1 register are transferred separately to OT0~OT3 and OT8~OT11. Because they are transferred at the same time, they can use the same latch signal. 16-bit instructions do not use OT8~OT11.
- As long as "EN" remains 1, PLC will execute the transfer cyclically. After each transfer of a complete group of numerical values (nibbles 0~3 or 0~7), the output completed flag "DN" will set to 1. However, it will only be kept for 1 scan.





• In the diagram above, CD4511 is used as an example. If use NPN output, the data input polarity is different to PLC, and its latch input polarity is the same as PLC, so N value should chosen as 2.

Different

Same

Different

2

3

FUN 80 MUXI		MULTIPLEX INPUT												
Execution con		DN — E	xecutio	on com	pleted	IN : OT: N : D : Indir	Multipl Multipl must t Multipl Regist ay com ect add	ex inpu ex out be trans ex inpu er for s bine w dress a	ut point put poir sistor o ut lines storing rith V, 2 upplicat	numl nt nur utput (2~8) result Z, P0~ ion	per nber point) s .P9 to serve			
Ran	A A	Y	WY	WM	WS	TMR	CTR	HR	OR	SR	ROR	DR	K	XR
Ope- rand	x0                 	Y0   Y240	WY0   WY240	WM0   WM1896	WS0   WS984	T0   T255	C0   C255	R0   R3839	R3904   R3967	R3968   R4167	R5000   R8071	D0   D4095	2   8	V ∖ Z P0~P0
IN	0													
OT		0												
N													$\bigcirc$	
D			$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	0	$\bigcirc$	$\bigcirc$	0*	○*	$\bigcirc$		$\bigcirc$

- This instruction uses the multiplex method to read out N lines of input status from 8 consecutive input points (IN0~IN7) starting from the input point specified by IN. With this method we can obtain 8×N input status, but only need to use 8 input points and N output points.
- The multiplex scanning method goes through N output points starting from the OT output point. Each scan one of the N bits will set to 1 and the corresponding line will be selected. OT0 responsible for first line, while OT1 responsible for second line, etc. Until it read all the N lines the 8xN status that has been read out is then stored into the register starting at D, and the execution completed flag "DN" is set as 1 (but is only kept for one scanning period).
- With every scan, this instruction retrieves a line for 8 input status, so N lines require N scan cycles before they can be completed.



$\begin{array}{c c c c c c c c c c c c c c c c c c c $	FUN 81 D PLSO					PULS	SE O	UTP	UT					FU	N 81 D PLSO
NO       NO <th< td=""><td colspan="13">Ladder symbol       MD : Ladder symbol         Output control - EN       81D.PLSO         MD :       OUT - Output go         Pause control - PAU       MD :         PC :       DN - Output completed         Up/Down direction - U/D Or DIR       DY:or DR         HO :       ERR - Error         HO :       DY:or OR         HO :       DY:or OR</td><td>t bint (MD=0 t point (ME pulse reg gned). (MD=1). oint (MD=1</td><td>)). D=0). ster. 1).</td></th<>	Ladder symbol       MD : Ladder symbol         Output control - EN       81D.PLSO         MD :       OUT - Output go         Pause control - PAU       MD :         PC :       DN - Output completed         Up/Down direction - U/D Or DIR       DY:or DR         HO :       ERR - Error         HO :       DY:or OR         HO :       DY:or OR													t bint (MD=0 t point (ME pulse reg gned). (MD=1). oint (MD=1	)). D=0). ster. 1).
Range         I         WX         WI         WW         W3         IMR         CIK         INC         SIX         NOR         DIX         K           Yn of         WX0         WY0         WM0         WS0         T0         C0         R0         R3904         R3968         R5000         D0         16/32-bit           Main         I															
MD 0~1						14/9	TMD	СТР	Пр		<u>ed</u>			K	1
	Ra Ope- rand	ange Y Yn of Main Unit	WX WX0 WX240	WY WY0   WY240	WM WM0 WM1896	WS WS0   WS984	TMR T0   T255	CTR C0   C255	HR R0   R3839	OR R3904   R3967	SR R3968   R4167	ROR R5000   R8071	DR D0   D4095	K 16/32-bit +/- number	
Fr 0 0 0 0 0 0 0 0 0 0 8~2000	Ra Ope- rand MD	ange Y Yn of Main Unit	WX WX0 WX240	WY WY0 WY240	WM WM0   WM1896	WS WS0   WS984	TMR T0   T255	CTR C0   C255	HR R0   R3839	OR R3904   R3967	SR R3968   R4167	ROR R5000   R8071	DR D0   D4095	K 16/32-bit +/- number 0~1	
PC 0 0 0 0 0 0 0 0 0 0 0 0 0	Ra Ope- rand MD Fr	ange Y Yn of Main Unit	WX WX0 WX240	WY WY0 WY240	WM WM0 WM1896	WS WS0 WS984	TMR T0 1 T255	CTR C0 C255	HR R0   R3839	OR R3904   R3967	SR R3968   R4167	ROR R5000   R8071	DR D0   D4095	K 16/32-bit +/- number 0~1 8~2000	
	Ra Ope- rand MD Fr PC	Ange Y Yn of Main Unit	WX WX0 WX240	WY WY0 WY240	WM WM0   WM1896 	WS WS0 WS984	TMR T0   T255	CTR C0 C255	HR R0   R38399 	OR R3904   R3967	SR R3968   R4167   	ROR R5000   R8071	DR D0   D4095	K 16/32-bit +/- number 0~1 8~2000	
DY , DR O	Ra Ope- rand MD Fr PC UY v	Ange Y Yn of Main Unit CK	WX WX0 WX240	WY WY0 WY240	WM WM0 WM1896	WS WS0   WS984 	TMR T0   T255 0 0	CTR C0 C255	HR R0   R3839	OR R3904   R3967	SR R3968   R4167   	ROR R5000   R8071 	DR D0   D4095	K 16/32-bit +/- number 0~1 8~2000 〇	
HO O O O O O O O* O* O	Ra Ope- rand MD Fr PC UY ( DY )	Ange Y Yn of Main Unit O CK CK DR	WX WX0 WX240	WY WY0 WY240	WM WM0 WM1896	WS WS0 WS984	TMR T0   T255	CTR C0 C255	HR R0   R3839	OR R3904   R3967     	SR R3968   R4167   	ROR R5000   R8071	DR D0   D4095 0	K 16/32-bit +/- number 0~1 8~2000 0	

- When MD=0, this instruction performs the pulse output control as following:
- Whenever the output control "EN" changes from 0→1, it first performs the reset action, which is to clear the output flag "OUT" and "DN" as well as the pulse out register HO to be 0. It gets the pulse frequency and output pulse count values, and reads status of up and down direction "U/D", so as to determine the direction to be upward or downward. As the reset finished, this instruction will check the input status of pause output "PAU". No action will be taken if the pause output is 1 (output pause). If the PAU is 0, it will start to output the ON/OFF pulse with 50% duty at the frequency Fr to the UY(U/D=1) or DY(U/D=0) point. It will increment the value of HO register each time when a pulse is output, and will stop the output when HO register's pulse count is equal to or greater than the cumulative pulse count of PC register and set the output complete flag "DN" to 1. During the time when output pulse is transmitting the output transmitting flag "OUT" will be set to 1, otherwise it will be 0.
- Once it starts to transmit pulse, the output control "EN" should kept to 1. If it is changed to 0, it will stop the pulse sending (output point become OFF) and the flag "OUT" changes back to 0, but the other status or data will keep unchanged. However, when its "EN" changes again from 0 to 1, it will lead to a reset action and treat as a new start; the entire procedure will be restarted again.
- If you want to pause the pulse output and not to restart the entire procedure, the 'pause output' "PAU" input can be used to pause it. When "PAU" =1, this instruction will pause the pulse transmitting (output point is OFF, flag "OUT" change back to 0 and the other status or data keeps unchanged). As it waits until the "PAU" changes back from 1 to 0, this instruction will return to the status before it is paused and continues the pulse transmitting output.
- During the pulse transmission, this instruction will keep monitoring the value of pulse frequency Fr and output pulse count PC. Therefore, as long as the pulse output is not finished, it may allow the changing of the pulse frequency and pulse count. However, the up/down direction "U/D" status will be got only once when it takes the reset action ("EN" changes from 0→1), and will keep the status until the pulse output completed or another reset occur. That is to say, except that at the very moment of reset, the change of "U/D" does not influence the operation of this instruction.
- The main purpose of this instruction is to drive the stepping motor with the UY (upward) and DY (downward) two directional pulses control, so as to help you control the forward or reverse rotating of stepping motor. Nevertheless, if you need only single direction revolving, you can assign just one of the UY or DY (which will save one output point), and leaving the other output blank. In such case, the instruction will ignore the up/down input status of "U/D", and the output pulse will send to the output point you assigned.

FUN 81 D PLSO	PULSE OUTPUT	FUN 81 D PLSO							
• When MD=1, the pulse output will reflect on the control output DIR (pulse direction. DIR=1, up; DIR=0, down) and CK (pulse output).									
<ul> <li>This instr main unit</li> </ul>	uction can only be used once, and UY (CK) and DY (DR) must be transistor output point	t on the PLC							
<ul> <li>The effect instructio will transifrequency the error</li> </ul>	ctive range of output pulse count PC for 16 bit operand is $0 \sim 32767$ . For the 32 bit n), it is $0 \sim 2147483647$ . If the PC value = 0, it is treated as infinite pulse count, and thi mit pulses without end with HO value and "DN" flag set at 0 all the time. The effective rai $(Fr)$ is $8 \sim 2000$ . If the value PC or Fr exceeds the range, this instruction will not be car flag "ERR" will set to 1.	operand( s instruction nge of pulse ried out and							
X0 X1 X1 X2	<ul> <li>B1D.PLSO</li></ul>	epping motor the speed of for 40 pulses own direction, be set before 1).							
	K       Turn forward       Image: Head of the set	ps Stop (finished)							
Output enable	X0 Pause	••—							
Pause	X1	• •							
Direction	X2 Forward	• •							
Up-pulse	• Y0 • • • V V V V • •	40							
Down-pulse	Y1 ••• • •• • • • • • • • • • • • • • •								
Under output	M0								
Output done									
Pulse to output	t R1 80								
Output pulse cour	t R5 0 1 2 • • 75 76 77 78 79 80 0 1 2 •	39 40							

<sup>-</sup> UN 82 PWM		PULSE WIDTH MODULATION												FUN 8 PWN
Ladder symbol       To : Pulse ON width         Execution control - EN       82.PWM         To :       - ERR - Error flag         Tp :       - To :         OT :       OT :														
Rar	de Y	WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	К
Ope- rand	Yn of main unit	WX0   WX240	WY0   WY240	WM0   WM1896	WS0   WS984	T0   T255	C0   C255	R0   R3839	R3840   R3903	R3904   R3967	R3968   R4167	R5000   R8071	D0   D4095	0   32767
То		0	0	$\bigcirc$	$\bigcirc$	0	$\bigcirc$	0	0	0	0	0	0	$\bigcirc$
Тр		$\bigcirc$	$\bigcirc$	0	0	$\bigcirc$	$\bigcirc$	0	$\bigcirc$	0	0	0	$\bigcirc$	0
OT	0													

• When execution control "EN" = 1, will send the pulse to output point OT with the "ON" state for To ms and period as Tp. OT must be a transistor output point on the main unit. When "EN" is 0, the output point will be OFF.



- The units for Tp and To are mS, resolution is 1 mS. The minimum value for To is 0 (under such case the output point OT will always be OFF), and its maximum value is the same as Tp (under such case the output point OT will always be on). If To > Tp there will be an error, this instruction will not be carried out, and the error flag "ERR" will set to 1.
- This instruction can only be used once.

FUN 83 SPD		SPEED DETECTION												F	FUN 83 SPD
Detection cor	- OVF ·	S : Pulse input point for speed detection TI: Sampling duration (units in mS) D : Register storing results							on						
Ra	nae X	WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	K	
Ope- rand		0 WX0   7 WX240	WY0   WY240	WM0   WM1896	WS0   WS984	T0   T255	C0   C255	R0   R3839	R3840   R3903	R3904   R3967	R3968   R4167	R5000   R8071	D0   D4095	1   32767	
S	C	)													
TI		$\bigcirc$	$\bigcirc$	0	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	0	0	0	$\bigcirc$	$\bigcirc$	
D			0	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	0*	0*	$\bigcirc$		

- This instruction uses the interrupt feature of the 8 high speed input points (X0~X7) on the PLC main unit to detect the frequency of the input signal. Within a specific sampling time (TI), it will calculate the input pulse count for S input point, and indirectly find the revolution speed of rotating devices (such as motors).
- While use this instruction to detect the rotating speed of devices, The application should design to generate more pulse per revolution in order to get better result, but the sum of input frequency of all detected signals should under 5KHz, otherwise the WDT may occur.
- The D register for storing results uses 3 successive 16-bit registers starting from D (D0~D2). Besides D0 which is used to store counting results, D1 and D2 are used to store current counting values and sampling duration.
- When detection control "EN" = 1, it starts to calculate the pulse count for the S input point, which can be shown in D1 register. Meanwhile the sampling timer (D2) is switched on and keeps counting until the value of D2 is reach to the sampling period (TI). The final counted value is stored into the D0 register, and then a new counting cycle is started again. The sampling counting will go on repeating until "EN" = 0.
- Because D0 only has 16 bits, so the maximum count is 32767. If the sampling period is too long or the input pulse is too fast then the counted value may exceed 32767, under that case the overflow flag will set to 1, and the counting action will stop.
- Because the sampling period TI is already known and if every revolution of attached rotating device produces "n" pulses, then the following equation can be used to get the revolution

speed : N = 
$$\frac{(D0) \times 60}{n \times TI} \times 10^3$$
 (rpm)  
  
X20  
  
X20  
S : X 0  
TI : 1000  
D : R 0

 In the above example, if every revolution of the rotating device produces 20 pulses (n = 20), and the R0 value is 200, then the revolution per minute speed "N" is as

follows : 
$$N = \frac{(200) \times 60}{60 \times 1000} \times 10^3 = 200 \text{ rpm}$$





starting address to store the converted result.

Byte 0 of S is the "1<sup>st</sup>" displaying character, byte 1 of S is the 2<sup>nd</sup> displaying character,.....

Ns is the pointer to tell where the start character is.

After execution, each 8-bit character of the source will be converted into the corresponding 16-bit display pattern.

- When input "OFF" = 1, all bits of display pattern will be 'off' if Md = 0, if Md=1, all BCD codes will be substituted by blank code (0F)
- When input "ON" = 1, all bits of display pattern will be 'on' if Md=0. If Md=1, all BCD codes will be substituted by code 8(all light).
- Please refer Chapter 16 "FBs-7SG display module" for more detail description.



FUN	86
TPC	TL

## PID TEMPERATURE CONTROL INSTRUCTION

FUN 86 TPCTL

PVn : Process variable at time "n"

PVn\_1: Process variable when loop was last solved

En: Error at time "n" ; E= SP – PVn

Ts: Solution interval for PID calculation (Valid value are 10, 20, 40, 80,160, 320; the unit is in 0.1Sec)

#### PID Parameter Adjustment Guide

- As the gain (Kc) adjustment getting larger, the larger the proportional contribution to the output. This can obtain a sensitive and rapid control reaction. However, when the gain is too large, it may cause oscillation. Do the best to adjust "Kc" larger (but not to the extent of making oscillation), which could increase the process reaction and reduce the steady state error.
- Integral item may be used to eliminate the steady state error. The larger the number (Ti, integral tuning constant), the larger the integral contribution to the output. When there is steady state error, adjust the "Ti" larger to decrease the error.

When the "Ti" = 0, the integral item makes no contribution to the output.

For exam. , if the reset time is 6 minutes, Ti=100/6=17 ; if the integral time is 5 minutes, Ti=100/5=20.

Derivative item may be used to make the process smoother and not too over shoot. The larger the number (Td, derivative tuning constant), the larger the derivative contribution to the output. When there is too over shoot, adjust the "Td" larger to decrease the amount of over shoot. When the "Td" = 0, the derivative item makes no contribution to the output.

For exa, if the rate time is 1 minute, then the Td = 100; if the differential time is 2 minute, then the Td = 200.

- Properly adjust the PID parameters can obtain an excellent result for temperature control.
- The default solution interval for PID calculation is 4 seconds (Ts=40)
- The default of gain value (Kc) is 110, where Pb=1000/110×0.1% = 0.91%; the system full range is 1638°, it means 1638×0.91 = 14.8° to enter proportional band control.
- The default of integral tuning constant is 17, it means the reset time is 6 minutes (Ti=100/6=17).
- The default of derivative tuning constant is 50, it means the rate time is 0.5 minutes (Td=50).
- When changing the PID solution interval, it may tune the parameters Kc, Ti, Td again.

#### Instruction guide

- FUN86 will be enabled after reading all temperature channels.
- When execution control "EN" = 1, it depends on the input status of H/C for PID operation to make heating (H/C=1) or cooling (H/C=0) control. The current values of measured temperature are through the multiplexing temperature module ; the set points of desired temperature are stored in the registers starting from Sv. With the calculation of software PID expression, it will respond the error with an output signal according to the setting of set point, the error's integral and the rate of change of the process variable. Convert the output of PID calculation to be the time proportional on/off (PWM) output, and via transistor output to control the SSR for heating or cooling process; where there is a good performance and very low cost solution. It may also apply the output of PID calculation (stored in registers starting from OR), by way of D/A analog output module, to control SCR or proportional valve, so as to get more precise process control.
- When the setting of Sn, Zn (0 ≤ Sn ≤ 31 and 1 ≤ Zn ≤ 32, as well as 1 ≤ Sn + Zn ≤ 32) comes error, this instruction will not be executed and the instruction output "ERR" will be ON.

This instruction compares the current value with the set point to check whether the current temperature falls within deviation range (stored in register starting from Os). If it falls in the deviation range, it will set the in-zone bit of that point to be ON; if not, clear the in-zone bit of that point to be OFF, and make instruction output "ALM" to be ON.

Г

FUN 86 TPCTL	PID TEMPERATURE CONTROL INSTRUCTION	FUN 86 TPCTL
<ul> <li>In the r point o values will set temper</li> </ul>	nean time, this instruction will also check whether highest temperature warning (the reg f highest temperature warning is R4008). When successively scanning for ten tim of measured temperature are all higher than or equal to the highest warning set point, to be ON and instruction output "ALM" will be on. This can avoid the safety problem ature out of control, in case the SSR or heating circuit becomes short.	ister for the set es the current the warning bit a aroused from
<ul> <li>This insort the or the o</li></ul>	struction can also detect the unable to heat problem resulting from the SSR or heating ci obsolete heating band. When output of temperature control turns to be large power r) successively in a certain time (set in R4007 register), and can not make current tem range, the warning bit will set to be ON and instruction output "ALM" will be ON.	rcuit runs open, (set in R4006 operature fall in
• WR: St T w	arting of working register for this instruction. It takes 9 registers and can't be repeated in he content of the two registers WR+0 and WR+1 indicating that whether the current tem ithin the deviation range (stored in registers starting from Os). If it falls in the deviation n-zone bit of that point will be set ON; if not, the in-zone bit of that point will be cleared O	using. perature falls range, the FF.
Bi	t definition of WR+0 explained as follows: Bit0=1, it represents that the temperature of the Sn+0 point is in-zone Bit15=1, it represents that the temperature of the Sn+15 point is in-zone. t definition of WR+1 explained as follows: Bit0=1, it represents that the temperature of the Sn+16 point is in-zone Bit15=1, it represents that the temperature of Sn+31 point is in-zone.	
T W Bi	The content of the two registers WR+2 and WR+3 are the warning bit registers, they whether there exists the highest temperature warning or heating circuit opened. t definition of WR+2 explained as follows: Bit0=1, it means that there exists the highest warning or heating circuit opened at the St Bit15=1, it means that there exists the highest warning or heating circuit opened at the St	indicate that
Bi	t definition of WR+11 explained as follows:	
R	Bit0=1, it means that there exists the highest warning or heating circuit opened at the Si Bit15=1, it means that there exists the highest warning or heating circuit opened at the tegisters of WR+4 $\sim$ WR+8 are used by this instruction.	n+16 point Sn+31 point.
● It need	s separate instructions to perform the heating or cooling control.	
Specific reg	gisters related to FUN86	
● R4005 :	The content of Low Byte to define the solution interval between PID calculation =0, perform the PID calculation every 1 seconds. =1, perform the PID calculation every 2 seconds. =2, perform the PID calculation every 4 seconds. (System default) =3, perform the PID calculation every 8 seconds. =4, perform the PID calculation every 16 seconds. ≥5, perform the PID calculation every 32 second.	
:	The content of High Byte to define the cycle time of PID ON/OFF (PWM) output. =0 · PWM cycle time is 1 seconds. =1 · PWM cycle time is 2 seconds. (System default) =2 · PWM cycle time is 4 seconds. =3 · PWM cycle time is 8 seconds. =4 · PWM cycle time is 16 seconds. ≥5 · PWM cycle time is 32 second.	
Note 1: When when Note 2: The s by th to ad	n changing the value of R4005, the execution control "EN" of FUN86 must be set at 0. execution control "EN" =1, it will base on the latest set point to perform the PID calculat smaller the cycle time of PWM, the more even can it perform the heating. However, th e PLC scan time will also become greater. For the best control, it can base on the sca just the solution interval of PID calculation and the PWM cycle time.	The next time ion. e error caused an time of PLC

FUN 86 TPCTL	PID TEMPERATURE CONTROL INSTRUCTION	FUN 86 TPCTL
● R4006:	The setting point of large power output detection for SSR or heating circuit opened, or obsolete. The unit is in % and the setting range falls in $80 \sim 100(\%)$ ; system default is	heating band 90(%).
• R4007:	The setting time to detect the continuing duration of large power output while SSR or h opened, or heating band obsolete. The unit is in second and the setting range falls in (seconds); system default is 600 (seconds).	eating circuit n 60∼65535
• R4008:	The setting point of highest temperature warning for SSR, or heating circuit short det unit is in 0.1 degree and the setting range falls in $100 \sim 65535$ ; system default is $3500$ (	ection. The Unit in 0.1°).
• R4012:	Each bit of R4012 to tell the need of PID temperature control. Bit0=1 means that 1 <sup>st</sup> point needs PID temperature control. Bit1=1 means that 2 <sup>nd</sup> point needs PID temperature control. • Bit15=1 means that 16 <sup>th</sup> point needs PID temperature control.	
● R4013:	(The default of R4012 is FFFFH) Each bit of R4013 to tell the need of PID temperature control. Bit0=1 means that 17 <sup>th</sup> point needs PID temperature control. Bit1=1 means that 18 <sup>th</sup> point needs PID temperature control.	
	(The default of R4013 is FFFFH)	
<ul> <li>While e bit of R calcula</li> </ul>	execution control "EN"=1 and the corresponding bit of PID control of that point is ON (co 24012 or R4013 must be 1), the FUN86 instruction will perform the PID operation and re tion with the output signal.	orresponding spond to the
<ul> <li>While e</li> <li>bit of R</li> <li>will be</li> </ul>	execution control "EN"=1 and the corresponding bit of PID control of that point is OFF (co 4012 or R4013 must be 0), the FUN86 will not perform the PID operation and the output OFF.	orresponding t of that point
● The lac not to p	dder program may control the corresponding bit of R4012 and R4013 to tell the FUN86 perform the PID control, and it needs only one FUN86 instruction.	to perform or

#### **Cumulateive Timer Instructions**



Y0

)

10

-NUP-

PV :

FN

output become de-energized (OFF).

## **Cumulative Timer Instructions**



## Watchdog Timer Instructions

FUN 90 P WDT	WATCHDOG TIMER	FUN 90 P WDT
Execution contro	Ladder symbol         90P.       N : The watchdog time. The range of N is 5         N = WDT       N         N       in 10mS (i.e. 50ms~1.2 sec)	5~120, unit

- When execution control "EN" = 1 or transition from 0 to 1( ☐ instruction), will set the watchdog time to Nx10ms. If the scan time exceeds this preset time, PLC will shut down and not execute the application program.
- The WDT feature is designed mainly as a safety consideration from the system view for the application. For example, if the CPU of PLC is suddenly damaged, and there is no way to execute the program or refresh I/O, then after the WDT time expired, the WDT will automatically switch off all the I/Os, so as to ensure safety. In certain applications, if the scan time is too long, it may cause safety problems or problems of non-conformance with control requirements. This instruction can used to establish the limitation of the scan time that you require.
- Once the WDT time has been set it will always be kept, and there is no need to set it again on each scan. Therefore, in practice this instruction should use the **P** instruction.
- Default WDT time is 0.25 sec.
- For the operation principles of WDT please refer to the RSWDT(FUN 91) instruction.



- When execution control "EN" = 1 or from 0 to 1 ( p instruction), the WDT timer will be reset (i.e. WDT will start timing again from 0).
- The functions of WDT have already been described in FUN90 (WDT instruction). The operation principles of watch dog timer are as follows:

The watchdog timer is normally implemented by a hardware one-shot timer (it can not be software, otherwise if CPU fail, the timer becomes ineffective, and safeguards are quite impossible). "One-shot" means that after triggered the timer once, the timing value will immediately be reset to 0 and timing will restart. If WDT has begun timing, and never triggered it again, then the WDT timing value will continue accumulating until it reach the preset value of N, at that time WDT will be activated, and PLC will be shut down. If trigger the WDT once every time before the WDT time N has been reached, then WDT will never be activated. PLC can use this feature to ensure the safety of the system. Each time when PLC enters into system housekeeping after finished the program scanning and I/O refresh, it will usually trigger WDT once, so if the system functions normally and scan time does not exceed WDT time then WDT is never activated. However, if CPU is damaged and unable to trigger WDT, or the scan time is too long, then there will not be enough time to trigger WDT within the period N, WDT will be activated and will shut off PLC.

 In some applications, when you set the WDT time (FUN90) to desire, the scan time of your program in certain situations may temporarily exceed the preset time of WDT. This situation can be anticipated and allowed for, and you naturally do not wish PLC to shut down for this reason. You can use this instruction to trigger WDT once and avoid the activation of WDT. This is the main purpose of this instruction.

#### High Speed Counting/Timing Instruction



- When access control "EN" =1 or changes from 0→1( P instruction), will gets the CV value of HSC designated by CN from ASIC and puts into the HSC corresponding CV register (i.e. the CV of HSC0 will be read and put into DR4096 or the CV of HSC1 will be read and put into DR4100).
- Although the PV within ASIC has a corresponding PV register in CPU, but it is not necessary to access it (actually it can't be) for that the PV value within ASIC comes from the PV register in CPU.
- HSTA is a timer, which use 0.1ms as its time base. The content of CV represents elapse time counting at 0.1mS tick.
- For detailed applications, please refer to Chapter 10 "The high speed counter and high speed timer of FBs-PLC".

FUN 93 D HSCTW

#### HARDWARE HIGH SPEED COUNTER CURRENT VALUE AND PRESET VALUE WRITING

FUN 93 D P HSCTW



- Please refer first to FUN92 for the relation between the CV or PV value of HSC0~HSC3 and HSTA within ASIC and their corresponding CV and PV registers in CPU.
- When write control "EN"=1 or changes from 0→1 ( p instruction), it writes the content of CV or PV register of high speed counter designed by CN of CPU, to the corresponding CV or PV of HSC within ASIC.
- It is quit often to set the PV value for most application program, When the count value reaches the preset value, the counter will send out interrupt signal immediately. By way of the interrupt service program, you can implement different kinds of precision counting or positioning control.
- When there is an interrupt of power supply for FBs-PLC, the values of current value registers CV of HSC0~ HSC3 within ASIC will be read out and wrote into the HSC0~HSC3 CV registers (with power retentive function) of CPU automatically. When power comes up, these CV values will be restored to ASIC. However, if your application demands that when power is on, the values should be cleared to 0 or begin counting from a certain value, then you have to use this instruction to write in the CV value for HSC in ASIC.
- When write a non-zero value into the PV register of HSTA will cause the HSTAI interrupt subroutine to be executed for every PV × 0.1ms.
- For detailed applications, please refer Chapter 10 "The high speed counter and high speed timer of FBs-PLC".



- As the program in the left diagram, when M0 changes from 0→1, it clears the current value of HSC0 to 0, and writes into ASIC hardware through FUN93.
- When M0 is 0, it reads out the current counting value.
- When M1 changes from 0→1, it moves DR500 to DR4098, and writes the preset value into ASIC hardware through FUN93.
- Whenever the current value equals to the DR500, The HSC0I interrupt sub program will be executed.

## **Report Printing Instructions**

FUN 94 P ASCWR		ASCII WRITE FUN 94 P ASCWR											FUN 94 P ASCWR		
Output control Pause control Abort output	Ladder symbol         Output control - EN       94P.ASCWR         MD:       ACT - Acting         S       ACT - Acting         Pause control - PAU       Pt         Pt       ERR - Error         DN       Output completed    MD: Output mode         Balance     Pt    MD: Output to communication port1.        Output - ABT     DN    MD: Output completed MD: Output to communication port1.														
								•		•	•				
	Range	WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	Κ	
	Ope-	WX0	WY0	WMO	WS0	Т0 		R0	R3840	R3904	R3967	R5000	DO	0	
1	rand	WX240	WY240	WM1896	WS984	T255	C255	R3839	R3903	R3967	R4167	R8071	D4095	1	ł
-	MD	$\cap$	$\cap$	$\bigcirc$	$\cap$	$\bigcirc$	$\bigcirc$	$\cap$	$\cap$	$\cap$	$\cap$	$\bigcirc$	$\cap$	0	
	Pt		0	0	0	0	0	0	0	0	0*	0*	0		ĺ
-					•										
<ul> <li>S file da explana directly (the deta "ERR" to is set to</li> <li>The con instruction During to abort occ</li> </ul>	<ul> <li>S file data can be edited with the programming software PROLADDER or WinProladder (please refer to the explanation of Chapter 14 "ASCII function application".). If necessary the user can also edit the ASCII file directly by change the value of data registers. However, the edited data must be follow the ASCII file format (the details described in chapter 14), otherwise, this instruction will halt the transmission and set the error flag "ERR" to 1. If the entire file is correctly and successfully transmitted, then the output is completed and "DN" is set to 1.</li> <li>The control input of this instruction is of positive edge triggered. Once "ENU" changes from 0→1 then this instruction starts the execution, until finished the transmission of the entire file then the execution is completed. During the transmission, the action flag "ACT" will be kept at 1 all the time. Only when output pause, error, or abort occurs, will it change back to 0.</li> </ul>														
<ul> <li>This inst the oblig</li> <li>While the</li> </ul>	<ul> <li>This instruction can be repeatedly used, but only one will be executed (transmit data) at any certain time. It is the obligation of user to make sure the right execution sequence.</li> <li>Which this is the time is in the time is in the time is the time is the time is the time.</li> </ul>														
data. It v	• While this instruction is in execution, if the pause "PAU" is 1, this instruction will pause the transmission of file data. It will resume transmission when the pause "PAU" backs to 0.														
<ul> <li>While the file data</li> </ul>	• While this instruction is in execution, if the abort "ABT" is 1, this instruction will abandon the transmission of file data, and then it is able to take next instruction for execution.														
<ul> <li>or detail</li> </ul>	• or detail applications, please refer to Chapter 14 "The Application of ASCII file output function".														

FUN 94 ASCWR	ASCII WRITE	FUN 94 ASCWR
<ul> <li>Interface</li> <li>M1927: 1</li> <li>: (</li> </ul>	signals: This signal is control by CPU, it is applied in ASCWR MD:0 DN, it represents that the RTS (connect to the CTS of PLC) of the printer is "False". I.e. the printer is not ready or abnormal. DFF, it represents that the RTS of the Printer is "True"; Printer is Ready.	
Note: Us	ing the M1927 associates with timer can detect if the printer is abnormal or not.	

#### Slow Up/Slow Down Instructions

$\begin{array}{c} \text{Ladder symbol} \\ \hline \text{S}_{\text{P}} \text{Control} = \text{ENU} \\ \text{Pause control} = \text{PV} : \\ \text{S}_{\text{U}} : \\ \text{D} : \\ \text{CTR} \text{ Tr}  T$	FUN 95 P RAMP				RA	MP FU	NCTI	ON FO	DR D/	a ou <sup>-</sup>	TPUT				FU R	N 95 <mark>P</mark> AMP
Range         WX         WY         WM         WS         TMR         CTR         HR         IR         OR         SR         ROR         DR         K           WX0         WY0         WM0         WS0         T0         C0         R0         R3840         R3904         R3968         R5000         D0         16-bit           WX240         WY240         WM1896         WS984         T255         C255         R3839         R3903         R3967         R4167         R8071         D4095         +/- number           Tn <t< td=""><td>Ramp control Pause control Up/Down output</td><td>—EN — P.</td><td>La - 95 - Tr - Tr AU - S∟ Si //D - D</td><td>dders 5P.RAM 1 : V : . :</td><td><u>ymbol</u> 1P</td><td>- ERR</td><td></td><td>Tn : PV : SL : S∪ : D+1: S<sub>U</sub>, S with <i>J</i></td><td>Timer Prese or the Lowel (ramp Uppel (ramp Regis Worki could</td><td>for rat t value increr r limit v floor c limit v c ceilin ter sto ng reg be po dule a</td><td>mp fun e of rar ment v value value). value g value ring cu ister sitive o pplicat</td><td>nction mp time alue of e). urrent r or nega tion.</td><td>er (the f every ampin ative v</td><td>unit is 0.01 s g value alue wl</td><td>0.01 sec econd e. hen incor</td><td>ond) porate</td></t<>	Ramp control Pause control Up/Down output	—EN — P.	La - 95 - Tr - Tr AU - S∟ Si //D - D	dders 5P.RAM 1 : V : . :	<u>ymbol</u> 1P	- ERR		Tn : PV : SL : S∪ : D+1: S <sub>U</sub> , S with <i>J</i>	Timer Prese or the Lowel (ramp Uppel (ramp Regis Worki could	for rat t value increr r limit v floor c limit v c ceilin ter sto ng reg be po dule a	mp fun e of rar ment v value value). value g value ring cu ister sitive o pplicat	nction mp time alue of e). urrent r or nega tion.	er (the f every ampin ative v	unit is 0.01 s g value alue wl	0.01 sec econd e. hen incor	ond) porate
WX0         WY0         WM0         WS0         T0         C0         R0         R3840         R3904         R3968         R5000         D0         16-bit           rand         WX240         WY240         WM1896         WS984         T255         C255         R3839         R3907         R4167         R8071         D4095         +/- number           Tn  <	R	ande	WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	К	l
Tn       O       O       O       O       O       O         PV       O       O       O       O       O       O       O       O         SL       O       O       O       O       O       O       O       O       O         Su       O       O       O       O       O       O       O       O       O	Ope- rand		WX0   WX240	WY0   WY240	WM0   WM1896	WS0   WS984	T0   T255	C0   C255	R0   R3839	R3840   R3903	R3904   R3967	R3968   R4167	R5000   R8071	D0   D4095	16-bit +/- number	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Tr	<u>י</u>					0									l
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	P۱	/	0	0	0	0	0	0	0	0	0	0	0	0	Ó	I
$\mathbf{S}_{\mathbf{U}}$ $ $ $\bigcirc$ $ $	SL	-	0	0	0	0	0	0	0	0	0	0	0	0	0	I
	SL	J	$\bigcirc$	$\bigcirc$	$\bigcirc$	0	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	I
	D			$\bigcirc$	$\bigcirc$	0	$\bigcirc$	$\bigcirc$	$\bigcirc$		$\bigcirc$	$\bigcirc$	*	$\bigcirc$		

Description

- Tn must be a 0.01 sec time base timer and never used in other part of program.
- PV is the preset value of ramp timer. Its unit is 10ms (0.01 second).
- When input control "ENU" changes from  $0 \rightarrow 1$ , it first reset the timer Tn to 0.

When "U/D"=1 it will load the value of SL to register D. And when M1974 = 0 it will be increased by  $S_U-S_L$  / PV every 0.01 sec or when M1974 = 1 it will increase by PV every 0.01 sec. When the D value reaches the  $S_U$  value the output "ASU" =1.

When "U/D"=0 it will load the value of  $S_U$  to register D. When M1974 = 0 it will be decreased by  $S_U-S_L$  / PV every 0.01 sec or when M1974 = 1 it will be decreased by PV every 0.01 sec. When the D value reaches the  $S_L$  value the output "ASL" =1.

- The ramping direction(U/D) is determined at the time when input control "ENU" changes from 0→1. After the output D start to ramp, the change of U/D is no effect.
- If it is required to pause the ramping action, it must let the input control "PAU" = 1; when "PAU"=0, and the ramping action is not completed, it will continue to complete the ramping action.
- The value of S<sub>U</sub> must be larger than S<sub>L</sub>, otherwise the ramp function will not be performed, and the output "ERR" will set to 1.
- This instruction use the register D to store the output ramping value; if the application use the D/A module to send the speed command, then speed command can be derived from the RAMP function to get a more smooth movement.
- In addition to use register D to store the ramping value, this instruction also used the register D+1 to act as internal working register; therefore the other part of program can not use the register D+1.

#### Slow Up/Slow Down Instructions



R100: preset value of ramp timer (the unit is 0.01 second, 100 for a second).

R101: Lower limit value.

R102: Upper limit value.

R103: Register storing current ramp value.

R104: Working register

- If M1974=0, When input control M0 changes from 0→1, it first reset the timer T20 to 0. If M2=1, it will load the R101 (lower limit) value into the R103, and it will increase the output with fixed value (R102-R101 / R100) for every 0.01 second and stores it to register R103. When the T2 timer going up to the preset value R100, the output value equals to R102, and the output M102 will set to 1. If M2=0, will load the R102 (upper limit) value into the R103, and it will decrease the output amount with fixed ratio (R102-R101 / R100) for every 0.01 second and store it to register R103. The T2 timer going up to the preset value R100, the output value equals to R102, and the output amount with fixed ratio (R102-R101 / R100) for every 0.01 second and store it to register R103. The T2 timer going up to the preset value R100, the output value equals to R102, and the output M101 will set to 1.
- M1=1, pause the ramping action.
- The value of R102 must be greater than R101, otherwise the ramp action will not be performed, and the output M100 will set to 1.



#### Slow Up/Slow Down Instruction



- be clamped by the maximum value.
- It can have smooth activity for acceleration and deceleration control via the execution of this instruction by using current output value (Rc) for analog output (R39044~R3967).
- The setting value of target output (Rt) needs to stay two scan times at least for proper operation.
- It needs 4 registers for working, they can not be repeated in use .
- This instruction is for positive value operation, but it also can have negative output by short and easy application program for help. Please see example 2.





## Slow Up/Slow Down Instruction



Fun No.	Mnemonic	Functionality	Fun No.	Mnemonic	Functionality
100	R→T	Register to table data move	107	T_FIL	Table fill
101	T→R	Table to register data move	108	T_SHF	Table shift
102	T→T	Table to table data move	109	T_ROT	Table rotate
103	BT_M	Block table move	110	QUEUE	Queue
104	T_SWP	Block table swap	111	STACK	Stack
105	R-T_S	Register to table search	112	BKCMP	Block compare
106	T-T_C	Table to table compare	113	SORT	Data Sort

- A table consists of 2 or more consecutive registers (16 or 32 bits). The number of registers that comprise the table is called the table length (L). The operation object of the table instructions always takes the register as unit (i.e. 16 or 32 bit data).
- The operation of table instructions are used mostly for data processing such as move, copy, compare, search etc, between tables and registers, or between tables. These instructions are convenient for application.
- Among the table instructions, most instructions use a pointer to specify which register within a table will be the target of operation. The pointer for both 16 and 32-bit table instructions will always be a 16-bit register. The effective range of the pointer is 0 to L-1, which corresponds to registers T<sub>0</sub> to T<sub>L-1</sub> (a total of L registers). The table shown below is a schematic diagram for 16-bit and 32-bit tables.
- Among the table operations, shift left/right, rotate left/right operations include a movement direction. The direction toward the higher register is called left, while the direction toward the lower register is called right, as shown in the diagram below.



FUN100 D P FUN100 D P **REGISTER TO TABLE MOVE** R→T R→T Rs : Source data , can be constant or register Ladder symbol 100DP.R $\rightarrow$ T-Td : Source register for destination table Rs: Move control-EN -END- Move to end L : Length of destination table Td : Pr : Pointer register Pointer increment-INC L : -ERR- Pointer error Pr : Rs, Td can associate with V, Z, P0~P9 index Pointer clear-CLR register as indirect addressing Range WX WY WM WS TMR CTR HR IR OR SR ROR DR K XR

Ope- rand	WX0   WX240	WY0   WY240	WM0   WM1896	WS0   WS984	T0   T255	C0   C255	R0   R3839	R3840   R3903	R3904   R3967	R3968   R4167	R5000   R8071	D0   D4095	16/32bit +/- number	V \ Z P0~P9
Rs	$\bigcirc$	$\bigcirc$	0	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$
Td		$\bigcirc$	0	0	$\bigcirc$	0	$\bigcirc$		$\bigcirc$	<b>O*</b>	○*	0		$\bigcirc$
L							$\bigcirc$				○*	0	2~2048	
Pr		0	0	0	$\bigcirc$	0	0		0	<b>O*</b>	<b>O*</b>	0		

- When move control "EN" = 1 or transition from 0 to 1( instruction), the contents of the source register Rs will be written onto the register Tdpr indicated by the pointer Pr within the destination table Td (length is L). Before executing, this instruction will first check the pointer clear "CLR" input signal. If "CLR" is 1, it will first clear the pointer Pr, and then carry out the move operation. After the move has been completed, it will then check the Pr value. If the Pr value has already reached L-1 (point to the last register in the table) then it will only set the move-to-end flag "END" to 1, and finish execution of this instruction. If the Pr value is less than L-1, then it must again check the pointer increment "INC" input signal. If "INC" is 1, then Pr value will be also increased. Besides, pointer clear "CLR" is able to operate independently, without being influenced by other input.
- The effective range of the pointer is 0 to L-1. Beyond this range, the pointer error "ERR" will be set to 1, and this instruction will not be performed.



FUN101 <mark>D</mark> T→R	D				TA	BLE	TO R	EGIS	TER N	IOVE				F	UN101 ∎ T→R	D P
Move cc Pointer increr	ntro	I–EN t–INC	Ladd 101D Ts : L : Pr : Rd :	er symb P.T →R— ]	<u>ol</u> I -EN I -ER	ID— M R— P	love to ointer	o end error		Ts : S L : L Pr : P Rd : D Ts, Ro serve	ource f ength c ointer i estinat d may c indirec	able st of source register ion reg combine t addre	arting ce table r jister e with '	register e V, Z, P0 <sup>.</sup> lication	~P9 to	
Pointer of	clear	r-CLR	Ł													
Ra	nae	WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	K	XR	
Ope- rand		WX0   WX240	WY0   WY240	WM0   WM1896	WS0   WS984	T0   T255	C0   C255	R0   R3839	R3840   R3903	R3904   R3967	R3968   R4167	R5000   R8071	D0   D4095	16/32bit +/- number	V ∙ Z P0~P9	
Ts		0	0	0	0	0	0	0	0	0	0	0	0	-	0	
L								0				0*	0			
Pr			$\bigcirc$	0	0	$\bigcirc$	$\bigcirc$	0		0	0*	0*	0	2~2048		
Rd			$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$		$\bigcirc$	○*	0*	$\bigcirc$		$\bigcirc$	

- When move control "EN" = 1 or transition from 0 to 1 ( instruction), the value of the register Tspr specified by pointer Pr within source table Ts (length is L) will be written into the destination register Rd. Before executing, this instruction will first check the input signal of pointer clear "CLR". If "CLR" is 1, it will first clear Pr and then carry out the move operation. After completing the move operation, it will then check the value of Pr. If the Pr value has already reached L-1 (point to the last register in the table), then it sets the move-to-end flag to 1, and finishes executing of this instruction. If Pr is less than L-1, it check the status of "INC". If "INC" is 1, then it will increase Pr and finish the execution of this instruction. Besides, pointer clear "CLR" can execute independently and is not influenced by other inputs.
- The effective range of the pointer is 0 to L-1. Beyond this range the pointer error "ERR" will be set to 1 and this instruction will not be carried out.



FUN102 T→T	DP				ΤA	BLE	το τ	ABLE	MOVE	1	F	FUN102 D F T→T				
Mo <sup>.</sup> Pointer i Poi	ve contr increme inter clea	ol—EN nt—INC ar—CLF	Lado 102D - Ts: Td: - L: Pr: -	ler symbo P.T →T	-ENE −ERF	D− Mov R− Poir	Ts : Starting number of source table reg Td : Starting number of destination table register L : Table (Ts and Td) length Pr : Pointer register Ts, Td may combine with V, Z, P0~F serve indirect address application							ble regi n table P0~P	ster 9 to	
	Range	WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	K	XR	
Op	be- nd	WM0   WM1896	WS0   WS984	WS0         T0         C0         R0         R3840         R3904         R3968         R5000         D0         2 <td>2   2048</td> <td>V</td> <td></td>							2   2048	V				
	Ts	0	0	0	$\bigcirc$	0	$\bigcirc$	$\bigcirc$	0	0	0	0	0		0	
	Td		0	0	0	0	$\bigcirc$	$\bigcirc$		0	0*	0*	0		$\bigcirc$	
	L							0				0*	0	0		
	Pr		$\bigcirc$	0	0	$\bigcirc$	$\bigcirc$	$\bigcirc$		$\bigcirc$	<b>*</b>	○*	$\bigcirc$			

- When move control "EN" = 1 or have a transition from 0 to 1( instruction), the register Tspr pointed by pointer Pr within the source table will be moved to a register Tdpr, which also pointed by the pointer Pr in the destination table. Before execution, it will first check the input signal of pointer clear "CLR". If "CLR" is 1, it will first clear Pr to 0 and then do the move (in this case Ts0→Td0). After the move action has been completed it will then check the value of pointer Pr. If the Pr value has already reached L-1 (point to the last register on the table), then it will set the move-to-end flag "END" to 1 and finish executing of this instruction. If the Pr value is less than L-1, it will check the status of "INC". If "INC" is 1, then the Pr value will be increased by 1 before execution. Besides, pointer clear "CLR" can execute independently, and will not be influenced by other input.
- The effective range of the pointer is 0 to L-1. Beyond this range, the pointer error flag "ERR" will be set to 1, and this instruction will not be carried out.



FUN103 BT_N	D P ⁄I						FUN1 B <sup>-</sup>	03 <b>D Р</b> Г_М								
Move	control — I	<u>ן</u> 1_ EN - T	<u>adder</u> 03DP s	<u>symbo</u> BT_M -	1		Ts Td	:Start I : Star	ing reg ting reg	jister fo gister f	or sour	ce tabl tinatior	e n table			
		T	d:				L: Ts	Length , Td m	ns of so ay con	ource a nbine v	and des vith V,	stinatio Z, P0~	n table P9 to s	es serve	indirec	t
1	Range	WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	K	XR	
	Ope- rand	WX0               	WY0   WY240	WM0   WM1896	WS0         	T0   T255	C0   C255	R0   R3839	R3840   R3903	R3904   R3967	R3968   R4167	R5000   R8071	D0   D4095	2   256	V · Z P0~P9	
	Ts	0	0	0	0	$\bigcirc$	$\bigcirc$	0	$\bigcirc$	$\bigcirc$	0	0	0		$\bigcirc$	
	Td		Ō	Ō	Ō	0	0	0		Ō	0*	<b>O</b> *	0		0	
	L							$\bigcirc$				○*	$\bigcirc$	$\bigcirc$		

- In this instruction the source table and destination table are the same length. When this instruction was executed all the data in the Ts table is completely copied to Td. No pointer is involved in this instruction.
- When move control "EN" = 1 or have a transition from 0 to 1 ( pinstruction), all the data from source table Ts (length L) is copied to the destination table Td, which is the same length.
- One table is completely copied every time this instruction is executed, so if the table length is long, it will be very time consuming. In practice, P modifier should be used to avoid time waste caused by each scan repeating the same movement action.



 The diagram at left below is the status before execution. When X0 from 0→1, the content of R0~R9 in Ts table will copy to R10~R19.

	Ts			Td			Td
R0	0000	$\longrightarrow$	R10	0000		R10	0000
R1	1111	$\longrightarrow$	R11	0000		R11	1111
R2	2222	$\longrightarrow$	R12	0000	F	R12	2222
R3	3333	$\longrightarrow$	R13	0000	X0=Ţ	R13	3333
R4	4444	$\longrightarrow$	R14	0000		R14	4444
R5	5555	$\longrightarrow$	R15	0000		R15	5555
R6	6666	$\longrightarrow$	R16	0000		R16	6666
R7	7777	$\longrightarrow$	R17	0000		R17	7777
R8	8888	$\longrightarrow$	R18	0000		R18	8888
R9	9999	$\longrightarrow$	R19	0000		R19	9999
<u> </u>					/	\	
	Befo	ore exec	uted			Ex r	ecute esult

FUN104 D T_SWP	Ρ				F	UN104 D P T_SWP								
		Lad	der sym	bol										
		_104E	P.T SV	NP-				Ta : S	Starting	registe	er of Ta	ble a		
Move cont	rol — EN	Ta ·						Tb : 5	Starting	registe	er of Ta	ble b		
								L :L	engths	of Tab	ole a ar	nd b		
		Tb :						Ts, Td	l may c	ombine	e with \	/, Z, P(	)~P9 t	o serve
		L :						indired	t addre	ess app	olication	۱		
	Range	WY	WM	WS	TMR	CTR	HR	OR	SR	ROR	DR	K	XR	
	_ \	WY0	WM0	WS0	T0	C0	R0	R3904	R3968	R5000	D0	2	V · Z	
	Ope- rand	WY240	WM1896	WS984	T255	C255	R3839	R3967	R4167	R8071	D4095	256	P0~P9	,
	Та	0	0	0	0	0	0	0	<b>O*</b>	<b>O*</b>	0		0	
	Tb	0	0	0	0	0	0	0	0*	0*	0		0	
	L						$\bigcirc$			<b>O*</b>	$\bigcirc$	$\bigcirc$		

- This instruction swaps the contents of Tables a and b, so the table must be the same length, and the registers in the table must of write able. Since a complete swap is done with each time the instruction is executed, no pointer is needed.
- When move control "EN" = 1 or have a transition from 0 to 1 ( p instruction), the contents of Table a and Table b will be completely swapped.
- This instruction will swap all the registers specified in L each time the instruction is executed, so if the table length is big, it will be very time consuming, therefore P instruction should be used.



 The diagram at left below is the status before execution. When X0 from 0→1, the contents of R0~R9 in Ts table will swap with R10~R19.



FUN105 D P R-T_S				RE	GIST	ER T	o tae	BLE SI	EARC	H				FUN105 R-T_	5 D P S
Search cor Search from h Different/same op	ntrol — E ead — F tion — E	Li - 1( N - R T HD - L P XS -	adder sy 05DP.R- 2s : s : s : r :	ymbol -T_S-	- FN - EN - ER	D — I ID — 1 IR — I	Found c Search Pointer	bjective to end error	Ð	Rs : D ol Ts : S se L : La Pr : P Rs, Ts serve i	ata to s a regi tarting earche abel len ointer o may c ndirect	, It can be er of table e with V, 2 ss applica	e a consta being Z, P0~P9 ation	ant ) to	
Range	WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	K	XR	
Ope- rand	Range         WX         WY         WM         WS           WX0         WY0         WM0         WS0           Ope- rand         -         -         -         -						R0   R3839	R3840   R3903	R3904   R3967	R3968   R4167	R5000   R8071	D0   D4095	16/32-bit +/- number	V · Z P0~P9	
Rs	0	0	$\bigcirc$	0	0	0	0	0	0	0	0	0	0	$\bigcirc$	
Ts	0	$\bigcirc$	0	0	$\bigcirc$	$\bigcirc$	0	0	0	$\bigcirc$	0	0		$\bigcirc$	
L							$\bigcirc$				0*	0	2~256		
Pr		$\bigcirc$	$\bigcirc$	0	$\bigcirc$	$\bigcirc$	$\bigcirc$		0	0*	0*	$\bigcirc$			

- When search control "EN" = 1 or has a transition from 0 to 1 ( instruction), will search from the first register of Table Ts (when "FHD" = 1 or Pr value has reached L-1), or from the next register (Tspr + 1) pointed by the pointer within the table ("FHD" = 0, while Pr value is less than L-1) to find the first data different with Rs(when D/S = 1) or find the first data the same with Rs (when D/S = 0). If it find a data match the condition it will immediately stop the search action, and the pointer Pr will point to that data and found objective flag "FND" will set to 1. When the searching has searched to the last register of the table, the execution of the instruction will stop, whether it was found or not. In that case the search-to-end flag "END" will be set to 1 and the Pr value will stop at L-1. When this instruction next time is executed, Pr will automatically return to the head of the table (Pr = 0) before the search begin.
- The effective range of Pr is 0 to L-1. If the value exceeds this range then the pointer error flag "ERR" will change to 1, and this instruction will not be carried out.





• When comparison control "EN" = 1 or has a transition from 0 to 1( instruction), then starting from the first register in the tables Ta and Tb (when "FHD" = 1 or Pr value has reached L-1) or starting from the next pair of registers (Tapr+1 and Tbpr+1) pointed by Pr ("FHD" = 0, while Pr is less than L-1), this instruction will search for pairs of registers with different values (when "D/S" = 1) or the same value (when "D/S" = 0). When search found (either different or the same), it will immediately stop the search and the pointer Pr will point to the register pairs met the search criteria. The found flag "FND" will be set to 1. When it has searched to the last register of the table, the instruction will stop executing. whether it found or not. The compare-to-end flag "END" will be set to 1, and the pointer value will stop at L-1. When this instruction is executed next time, Pr will automatically return to the head of the table to begin the search. The effective range of Pr is 0 to L-1. The Pr value should not changed by other programs during the operation. As this will affect the result of the search. If the Pr value not in the effective range, the pointer error flag "ERR" will be set to 1, and this instruction will not be carried out.



FUN107 D P T_FIL						TABL	e fili	L					F	UN107 T_FIL	P
Fill control — E	L <u>a</u> -10 - Rs To L	Ladder symbolRs : Source data to fill, can be a constant-107DP.T_FILTd : Starting register of destination tableRs :L :Table lengthTd :Rs, Td may combine with V, Z, P0~P9L :Address application												egister ve indirec	t
Range Ope- rand	WX WX0 WX240	WY WY0   WY240	WM WM0 WM1896	WS WS0 - WS984	TMR T0 1255	CTR C0  C255	HR R0  R3839	IR R3840   R3903	OR R3904   R3967	SR R3968   R4167	ROR R5000   R8071	DR D0   D4095	K 16/32-bit +/- number	XR V · Z P0~P9	
Ts Td L		0	0	0	0	0	0	0	0	 ★	0* 0*	0		0	

- When fill control "EN" = 1 or has a transition from 0 to 1 ( P instruction), the Rs data will be filled into all the registers of the table Td.
- This instruction is mainly used for clearing the table (fill 0) or unifying the table (filling in the same values). It should be used with the P instruction.



• The instruction at left will fill 5555 into the whole table Td. The results are as shown in the diagram below.


FUN108 D P T_SHF		TABLE SHIFT									FUN1 T_S	08 <b>D P</b> SHF				
Shift cont Left/Right directi	rol — EN on — L/R	$DI - EN = \frac{Ladder \ symbol}{I08DP.T_SF_}$ $n - L/R = \frac{IW :}{Td :}$ $OW : = \frac{IW}{I}$							<ul> <li>IW : Data to fill the room after shift operation, can be a constant or a register</li> <li>Ts : Source table</li> <li>Td : Destination table storing shift results</li> <li>L : Lengths of tables Ts and Td</li> <li>OW: Register to accept the shifted out data</li> </ul>							
		L					addre	ess ap	plicatio	n	,_,					
Ran	ge WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	К	XR		
000	WX0	WY0	WM0	WS0	ТО	CO	R0	R3840	R3904	R3968	R5000	D0	16/32-bit +/-	V · Z		
rand	WX240	WY240	WM1896	WS984	T255	C255	R3839	R3903	R3967	R4167	R8071	D4095	number	P0~P0		
IW To	0	0	0	0	0	0	0	0	0	0	0	0	0	$\sim$		
Td	0	0	0	0	0	0	0	0	0	0*	0*	0		0		
L		_			_		0			_	<b>O</b> *	0	2~256			
OW		$\bigcirc$	0	0	0	$\bigcirc$	0		0	○*	○*	$\bigcirc$				
the shift of written into X0 X0 X1	OW. OW. —EN- —L/R-	will be 108P.T IW : Ts : Td : L : OW :	filled by SHF R 10 R 0 10 R 11	' IW ar	nd the	● Ir ● Ir T it: o si 	s will b herefo self (th peratio hift to r >1). Th	e writt progra re, the e table n (let ) right op ie resu	en into m at e table e must X1 = 1 peratio It are s	e table e shifts be wri , and 2 n (let 2 shown	Td. Tl s and s itself it able) X0 go X1 = 0 at righ	he data and t and t t. It firs from 0 , and r t in the	a shifted s the s hen wri t perforn $\rightarrow$ 1) the nakes X e diagran	d out w same t tes bao m a shi en perfc (0 go fr m belov	ill be able. ck to ft left orm a om 0 v.	
		_	Т	[s(Td)						(Shift	left)	(Sh	hift right)			
R1	(Shift I 0 123	eft) 4	R0 0 R1 1 R2 2 R3 3 R4 4 R5 5 R6 6 R7 7 R8 8 R9 9	0000 1111 2222 3333 444 5555 6666 7777 8888 9999	r shift	R11   (Shift	OW xxx	×	R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 R11	Id(I 1 2 3 0 0 0 1 1 1 2 2 2 3 3 3 4 4 4 5 5 5 6 6 6 7 7 7 8 8 8 OW 999	s) 4 0 1 2 3 4 5 6 6 7 8 7 8 7	R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 R11	Id(Is) 0000 1111 2222 3333 4444 5555 6666 7777 8888 1234 OW	) 1 2 3 3 4 5 5 7 3 4 4 5 5 7 3 4		

①First time

Before execution

②Second time

FUN109 D P T_ROT				TA	\BLE	ROTA	TE						FUN1 T_	09 <b>D P</b> ROT
Rotate contr Left/Right directic	L ol — EN - T on — L/R - T L	<u>adder sym</u> )9DP.T_RC <sup>-</sup> s : - :	bol )T			Ts : Source table for rotate Td : Destination table storing results of rotation L : Lengths of table Ts, Td may combine with V, Z, P0~P9 to ser address application								rect
Rar Ope- rand Ts Td L	nge WX V WX0 W WX240 W O 0	VY         WM           /Y0         WM0                                 Y240         WM1896           O         O           O         O	WS WS0   WS984 	TMR T0   T255 O O	CTR C0   C255   	HR R0   R3839       	IR R3840   R3903 	OR R3904 - R3967 O	SR R3968   R4167   	ROR R5000   R8071 	DR D0  D4095 O O	K 2 	XR V · Z P0~P9 O	
<ul> <li>When rotation control "EN" = 1 or has a transition from 0 to 1( instruction), the data from the table of Ts we be rotated 1 position to the left (when "L/R" = 1)or 1 position to the right (when "L/R" = 0). The results of the rotation will then be written onto table Td.</li> <li>In the program at left, Ts and Td is the same table. The table after rotation will write back to itself. It first perfort one left rotation (let X1 = 1, and X0 go from 0→1), are then performs one right rotation (let X1 = 0, and X0 go from 0→1). The results are shown at right in the diagram below.</li> </ul>									s will of the The ofform ), and X0 go agram					
	Rotate	e left Ts(Td) R0 0 0 0 0 R1 1 1 1 1 R2 2 2 2 2 R3 3 3 3 3 R4 4 4 4 4 R5 5 5 5 5 R6 6 6 6 6 R7 7 7 7 7 R8 8 8 8 R9 9 9 9 9 Sefore execu	Rotate	• right		(	Rotate R0 99 R1 00 R2 1 22 R3 22 R4 33 R5 44 R6 55 R7 60 R8 7 7 R8 7 7 R9 88 ①Firs	e left) d(Ts) 9 9 9 0 0 0 1 1 1 2 2 2 3 3 3 4 4 4 5 5 5 5 6 6 6 7 7 7 8 8 8 st time		(Rotat R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 2 Sec	e right) <u>Td(Ts)</u> 0 0 0 ( 1 1 1 2 2 2 2 2 3 3 3 3 4 4 4 2 5 5 5 5 6 6 6 6 7 7 7 7 8 8 8 8 9 9 9 5 cond til	) ) ) 1 2 3 4 5 6 7 8 9 me		

FUN110 D P QUEUE		QUEUE										FUN1 QU	10 <b>D P</b> EUE		
		Ladde	er symbo	<u>5</u>					IW :	Data p	oushed	l into d	queue, ca	n be a c	onstant
		-110DF	.QUEU	E						or a re	egister	r			
Execution contro	I-EN -	IW :		- EP	чт — С	lueue	empty		QU :	Startin	g regi	ster of	queue		
	QU : L : Size of queue														
In/Out contro	I— <b>I</b> /O -	L :		- FU	л — с	Queue			Pr :	Pointe	r regis	ster			
		Pr:							OW :	Regist	er acc	epting	data pop	ped out	
		∩w -			2R — F	ointer	error		011 m		Jueue	with \		0 to cor	
		<u> </u>				onnor	onor		indire	ct add	ress a	polica <sup>.</sup>	', ∠, г0~г tion	9 10 561	ve
Ran	wX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	K	XR	1
	WX0	WY0	WMO	WS0	TO	C0	R0	R3840	R3904	R3968	R5000	D0	16/32-bit	V × Z	
Ope-	WX24	) WY240	WM1896	WS984	T255	C255	R3839	R3903	R3967	R4167	R8071	D4095	+/- number	P0~P9	
IW	0	0	0	0	$\bigcirc$	$\bigcirc$	0	0	0	0	0	0	0		
QU		0	0	0	0	0	0		0	0	<b>*</b>	0	2 256	0	
Pr		0	0	0	0	0	0		0	<b>O</b> *	0*	0	2~230		-
OW		Õ	Õ	Õ	Õ	Õ	Õ		Õ	<b>O</b> *	Ŭ*	Õ			
<ul> <li>Queue is a out from the QU reg</li> </ul>	<ul> <li>Queue is a first in first out (FIFO) device, i.e the data that first pushed into the queue will be the first to pop out from the queue. A queue is comprised of L consecutive 16 or 32 bit registers ( D instruction) starting from the QU register, as in the diagram below:</li> </ul>														
IW (\$55	55 1.I\ QU 2.P	 push V alwa 1 r+1→F	) n(I/O=1) ys push Pr	i into	QU1 QU2 QU3 QU4 QU5	@444 3333 2222 0111	Pr 4 QU 4 3 P 2 d 1	ush own	P		(I/O=0	)	 	V ×	
<ul> <li>① ~ ④ operat</li> <li>● When exect</li> </ul>	Dis the ion	sequer	nce num N" = 1 o	nber o r has a	f QU∟ ∟trans	ition f	rom 0	 to 1 (	2.QL 3.Pr	Jpr → 1→F	OW Pr	status	s of in/out	control	"I/O"

• When execution control "EN" = 1 or has a transition from 0 to 1 (☐ instruction), the status of in/out control "I/O" determines whether the IW data will be pushed into the queue (when "I/O" = 1) or be popped out and transferred to OW (when "I/O" = 0). As shown in the diagram above, the IW data will always be pushed into the first (QU1) register of the queue. After it has been pushed in, Pr will immediately be increased by 1, so that the pointer can always point to the first data that was pushed into the queue. When it is popped out, the data pointed by Pr will be transferred directly to OW. Pr will be reduced by 1, so that it still point to the first data remained in the queue.

FUN110 D P QUEUE	QUEUE	FUN110 D P QUEUE
---------------------	-------	---------------------

If no data has yet been pushed into the queue or the pushed in data has already been popped out (Pr = 0), then the queue empty flag will be set to 1. In this case, even if there is further popping out action, this instruction will not be executed. If data is only pushed in and not popped out, or pushed in is more than that popped out, then the queue finally becomes full (pointer Pr indicates the QU<sub>L</sub> position), and the queue full flag is changed to 1. In this case, if there is more pushing in action, this instruction will not execute. The pointer for this instruction is used during access of the queue, to indicate the data that was pushed in the earliest. Other programs should not be allowed to change it, or else an operation error will be created. If there is a specific application, which requires the setting of a Pr value, then its permissible range is 0 to L (0 means empty, and 1 to L respectively correspond to QU1 to QUL). Beyond this range, the pointer error flag "ERR" will be set as 1, and this instruction will not be carried out.



• The program at left assumes the queue content is the same with the queue at preceding page. It will first perform queue push operation, and then perform pop out action. The results are shown below. Under any circumstance, Pr always point to the first (oldest) data that was remained in queue.

	Pr		
	5	]	
	QU		
QU1	5555	R2	
QU2	4444	R3	
QU3	3333	R4	
QU4	2222	R5	OW
QU5	1111	R6	XXXX R20
QU6		R7	
QU7		R8	OW unchanged
QU8		R9	
QU9		R10	
QU10		R11	



After push in (X1=1  $\cdot$  X0 from 0 $\rightarrow$ 1)

After pop off (X1=0  $, X0 \text{ from } 0 \rightarrow 1$ )

FUN111 DP STACK		STACK									F	UN111 STAC	D P K		
Ladder symbol       IW : Da         Execution control - EN       111DP.STACK       ST : St         In/Out control - I/O       IW : IM       EPT - Stack empty       L : Si         Pr : PO       L : IM       FUL - Stack full       OW : IM         OW : IM       ERR - Pointer error       ST may indirect						V : Da or T : Sta : Siz r : Po W: Re sta T may idirect :	ta pusl a regis arting re ce of st inter re gister a ck combin addres	ned inte ter egister ack egister accepti ne with s appli	o stack of stac ng data V, Z, F cation	, can be k a poppe 20~P9 to	e a cons d out fro	tant			
Range	WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	K	XR	
Ope- rand	WX0   WX240	WY0   WY240	WM0   WM1896	WS0   WS984	T0   T255	C0   C255	R0   R3839	R3840   R3903	R3904   R3967	R3968   R4167	R5000   R8071	D0   D4095	16/32-bit +/- number	V \ Z P0~P9	
IW	0	0	0	0	0	0	0	0	0	0	0	0	$\bigcirc$		
ST		0	$\bigcirc$	$\bigcirc$	0	0	$\bigcirc$		0	0*	0*	0		$\bigcirc$	
L							0			<u>.</u>	0*	0	2~256		
Pr		0	0	0	0	0	0		0	()* ()*	* *	0			
OW		0	0	$\bigcirc$	$\bigcirc$	0	$\bigcirc$		0	*	*	0			

- Like queue, stack is also a kind of table. The nature of its pointer is exactly the same as with queue, i.e. Pr = 1 to L, which corresponds to ST<sub>1</sub> to ST<sub>L</sub>, and when Pr = 0 the stack is empty.
- Stack is the opposite of queue, being a last in first out (LIFO) device. This means that the data that was most
  recently pushed into the stack will be the first to be popped out of the stack. The stack is comprised of L
  consecutive 16 or 32-bit ( D instruction) registers starting from ST, as shown in the following diagram:



When execution control "EN" = 1 or has a transition from 0 to 1( p instruction), the status of in/out control "I/O" determines whether the IW data will be pushed into the stack (when "I/O" = 1), or the data pointed by Pr within the stack (the data most recently pushed into the stack) will be moved out and transferred to OW (when "I/O" = 0). Note that the data pushed in is stacking, so before pushed in, Pr will increased by 1 to point to the top of the stack then the data will be pushed in. When it is popped out, the data pointed by pointer Pr (the most recently pushed in data) will be transferred to OW. After then Pr will decreased by 1. Under any circumstances, the pointer Pr will always point to the data that was pushed into the stack most recently.

FUN111 D P STACK	STACK	FUN111 D P STACK

• When no data has yet been pushed into the stack or the pushed in data has already been popped out (Pr = 0), the stack empty flag "EPT" will set to 1. In this case any further pop up actions, will be ignored. If more data is pushed than popped out, sooner or latter the stack will be full (pointer Pr points to ST<sub>L</sub> position), and the stack full flag "FUL" will set to 1. In this case any further push actions, will be ignored. As with queue, the stack pointer in normal case should not be changed by other instructions. If there is a special application which requires to set the Pr value, then its effective range is 0 to L (0 means empty, 1 to L respectively correspond to ST<sub>1</sub> to ST<sub>L</sub>). Beyond this range, the pointer error flag "ERR" will set to 1, and the instruction will not be carried out.

XO	[	-111P.S	STA	ACK —	1
↓ ↓ ↓	-EN-	IW :	R	0	-EPT –
X1		ST :	R	2	
<b>∳</b>	—I/O-	L :		10	-FUL –
		Pr :	R	1	
		OW :	R	20	-ERR-

• The program at left assumes that the initial content of the stack is just as in the diagram of a stack on the preceding page. The operation illustrated in this example is to push a data and than pop it from stack. The results are shown below. Under any circumstances, Pr always point to the data that was most recently pushed into the stack.

	Pr		
	5	R1	
	ST	_	
ST1	1111	R2	
ST2	2222	R3	
ST3	3333	R4	
ST4	4444	R5	OW
ST5	5555	R6	XXXX R20
ST6		R7	1
ST7		R8	OW unchanged
ST8		R9	
ST9		R10	
ST10		R11	





After pop up(X1=0 , X0 from  $0 \rightarrow 1$ )

	_														
FUN112 D P BKCMP		BLOCK COMPARE (DRUM)									FU	N112 <b>D P</b> 3KCMP			
		<u>ل</u> 11	adder I2DP.E	symbo BKCMI	)] >				Rs : I r	Data fo egiste	or com r	pare, c	can be	a cons	tant or a
Comparison control — EN - Rs : ERR – Limit error Ts : Starting register block storing Ts : Intervention Ts : Starting register block storing								ring up	per and						
L : Number of pairs of upper an									and lov	ver limits					
	D : D : Starting relay storing results comparison								ts of						
Range	Y M	S	WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	K
Ope- rand	70 M0     255 M999	S0           	WX0   WX240	WY0   WY240	WM0   WM1896	WS0   WS984	T0   T255	C0   C255	R0   R3839	R3840   R3903	R3904   R3967	R3968   R4167	R5000   R8071	D0   D4095	16/32-bit +/- number
Rs			0	0	0	0	0	0	$\bigcirc$	0	0	0	0	0	0
Ts			0	0	0	0	0	0	0	0	0	0	0	0	
L									$\bigcirc$				0*	0	1~256
D	O C	$\bigcirc$													

- When comparison control "EN" = 1 or has a transition from 0 to 1( instruction), comparisons will be perform one by one between the contents of Rs and the upper and lower limits form by L pairs of 16 or 32-bit ( index perform modifier) registers starting from the Ts register (starting from T0 each adjoining 2 register units form a pair of upper and lower limits). If the value of Rs falls within the range of the pair, then the bit within the comparison results relay D which corresponds to that pair will be set to 1. Otherwise it will be set as 0 until comparison of all the L pairs of upper and lower limits is completed.
- When M1975=0, if there is any pair where the upper limit value is less than the lower limit value, then the limit error flag "ERR" will be set to 1, and the comparison output for that pair will be 0.
- When M1975=1, there is no restriction on the relation of upper limit and lower limit, this can apply for 360° rotary electronic drum switch application.

	Upper limit	Lower limit	Compare	Compared		Result
0	T <sub>S1</sub>	T <sub>S0</sub>	$\longleftrightarrow$	value	$\longrightarrow$	D <sub>0</sub>
1	T <sub>S3</sub>	T <sub>S2</sub>	$\longleftrightarrow$		$\longrightarrow$	D <sub>1</sub>
ζ	2	2	2	Rs	2	2
L–1	T <sub>S2L-1</sub>	T <sub>S2L-2</sub>	$\longleftrightarrow$		$\longrightarrow$	D <sub>L-1</sub>

• Actually this instruction is a drum switch, which can be used in interrupt program and when incorporate with immediate I/O instruction (IMDIO) can achieve an accurate electronic drum.

X0	-112.E	вко	CMP —	Г
●	Rs :	С	0	-ERR-
	Ts :	R	10	
	L :		4	
	D :	Y	5	
X1				
•    PSU-	С	0		
CO	PV :		360	
1				

- In this program, C0 represents the rotation angle (Rs) of a drum shaft. The block compare instruction performs a comparison between Rs and the 4 pairs (L = 4) of upper and lower limits, R10,R11, R12,R13, R14,R15 and R16,R17. The comparison results can be obtained from the four drum output points Y5 to Y8.
- The input point X1 is a rotation angle detector mounted on the drum shaft. With each one degree rotation of the drum shaft angle, X1 produces a pulse. When the drum shaft rotates a full cycle, X1 produces 360 pulses.





FUN114 D P Z-WR						ZO	NE W	RITE						FUN	114 <b>D</b> P '-WR
Operation conf Write Select	irol — EN	La -114 D N	<u>dder s</u> 1P.Z-\ :	symbol NR ——	-err	. —	D N D	: Startii : Quan ` N c addr	ng addi tity of b perand essing	ress of being s I can while v	being et oe ro combi word op	set or r eset, 1- ne V oeratior	eset -511 √ Z ∧ F	⊃0~P9	for index
Range Operand D N	Y         M           Y0         M0                                 Y255         M191*           O         O	S S0 S99 O	WY WY0   WY240 	WM WM0 WM1896	WS WS0 WS984	TMR T0   T255 〇	CTR C0 C255 O	HR R0   R3839 () ()	IR R3840   R3903 	OR R3904   R3967 	SR R3968   R4167 	ROR R5000   R8071   	DR D0   D4095 〇	K 1-511	XR V · Z P0~P9 O
● When c accordir ("1/0"=C ×0 •     E - I/	peration of ng to the or set to N - D : N - N :	contr input 1("1 WR R 1	ol "EN : status /0"=1). 20 - 0	"=1 or o s of writ	change te sele	ection	m 0→, the s	1(P pecifie	instruct	tion), of reg	it will	perform	n the w	vrite op be res	peration set to 0
• Above exa	mple, regi	sters	R0~R	9 will be	∍ reset	to 0 v	while X	(0=1.							
X0	0 - 114.Z- N - D : N :	WR - M 7	15 -I	ERR–											
• Above exam	nple, bits N	//5~N	111 wil	l be res	et to 0	while	• X0=1.								

Fun No.	Mnemonic	Functionality	Fun No.	Mnemonic	Functionality
120	MAND	Matrix AND	126	MBRD	Matrix Bit Read
121	MOR	Matrix OR	127	MBWR	Matrix Bit Write
122	MXOR	Matrix XOR	128	MBSHF	Matrix Bit Shift
123	MXNR	Matrix XNOR	129	MBROT	Matrix Bit Rotate
124	MINV	Matrix Inverse	130	MBCNT	Matrix Bit Count
125	MCMP	Matrix Compare			

- A matrix is comprised of 2 or more consecutive 16-bit registers. The number of registers comprising the matrix is called the matrix length (L). One matrix altogether has Lx16 bits (points), and the basic unit of the object for each operation is bit.
- The matrix instructions treats the 16×L matrix bits as a set of series points( denoted by M<sub>0</sub> to M<sub>16L-1</sub>). Whether the matrix is formed by register or not, the operation object is the bit not numerical value.
- Matrix instructions are used mostly for discrete status processing such as moving, copying, comparing, searching, etc, of single point to multipoint (matrix), or multipoint-to-multipoint. These instructions are convenient, important for application.
- Among the matrix instructions, most instruction need to use a 16-bit register as a pointer to points a specific point within the matrix. This register is known as the matrix pointer (Pr). Its effective range is 0 to 16L-1, which corresponds respectively to the bits M<sub>0</sub> to M<sub>16L-1</sub> within the matrix.
- Among the matrix operations, there are shift left/right, rotate left/right operations. We define the movement toward higher bit is left direction, while the movement toward lower bit is right direction, as shown in the diagram below.



FUN120 P MAND						Μ	ATRI	X AN	C						FUN M	I120 P AND
			Ladde	er symb	<u>ol</u>											
		-	120P.	MAND_				Ma: S	tarting	reaist	er of s	source	matrix	ka		
Operation cor	ntrol —	EN -	Ma :					Mb: S	tarting	reaist	er of s	source	matrix	¢b		
								Md · S	tarting		ter of a	desting	ation m	natriv		
			IVID .						ianing 	, iegis						
			Md :					L :L	ength	of mat	rix (Ma	a, Mb a	and M	d)		
			ı -					Ma, M	b, Md	may c	ombir	e with	V, Z,	P0~P9	to serv	'e
								indired	t addr	ess ap	oplicat	ion				
	Rande	WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	K	XR	]
	\ \	WX0	WY0	WM0	WS0	Т0	C0	R0	R3840	R3904	R3968	R5000	D0	2	V × Z	
Ope-	$\overline{\}$	WX240	W/V240	WM1806	 WS084	 T255	C255	P2820	   D 2002	P2067	P4167	 D9071	 D4005	256		
rand	12	007240	001240	00001090	003964	1255	0255	K3039	K3903	K3907	K4107		D4095	200	FU~F9	
	/la /lh	0	0	0	0	0	0	0	0	0	0	$\bigcirc$	0		0	
	/ld		0	0	0	0	$\bigcirc$	0		0	*	 *	0		0	
	L		Ŭ		Ŭ			Õ				<b>O</b> *	Õ	$\bigcirc$		
																-
<ul> <li>When op instruction</li> </ul>	peratio on), th	on cont nis insti	trol "EN ruction	l" = 1 or will perf	has a orm a	transi logic /	tion fro AND (	om 0 t only if	o 1( <mark>P</mark> 2 bits	5	▼≣	Ma		Mb		Md

instruction), this instruction will perform a logic AND (only if 2 bits are 1 will the result be 1, otherwise it will be 0)operation between two source matrixes with a length of L, Ma and Mb. The result will then be stored in the destination matrix Md, which is also the same length (the AND operation is done by bits with the same bit numbers). For example, if  $Ma_0 = 0$ ,  $Mb_0 = 1$ , then  $Md_0 = 0$ ; if  $Ma_1 =$ 1,  $Mb_1 = 1$ , then  $Md_1 = 1$ ; etc, right up until AND reaches  $Ma_{16L-1}$ and  $Mb_{16L-1}$ .





In the program at left, when X0 goes from  $0\rightarrow 1$ , then matrix Ma, comprised by R0 to R4, and matrix Mb, comprised by R10 to R14, will do an AND operation. The results will be stored back in matrix Md, comprised by R20 to R24. The result is shown at right in the diagram below.



FUN1 MC	21 <b>P</b> DR					I	MATF	rix oi	R						FUN M	121 P OR
			Lad	der sym	bol											
			_121F	.MOR_				Ma:	Startin	g regis	ter of	source	e matrix	ка		
Opera	ation control	— EN	Ma	:				Mb:	Startin	g regis	ter of	source	e matrix	кb		
			МЬ					Md : S	Startin	g regis	ter of	destina	ation m	natrix		
			Ma					L :	Lenath	of ma	trix (M	a, Mb	and M	d)		
			IVIG	•				Ma N	Jh Mc	Imav	ò	, with		, ₽∩~₽0	to serve	<u>م</u>
			L	:				indire	ect add	ress a	pplicat	ion	v, ∠,	10-10		2
											••					
	Range	WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	К	XR	
	Range	WX0	WY0	WM0	WS0	Т0	C0	R0	R3840	R3904	R3968	R5000	D0	2	V × Z	
	Ope- rand	WX240	WY240	WM1896	WS984	T255	C255	R3839	R3903	R3967	R4167	R8071	D4095	256	P0~P9	
	Ма	0	0	0	0	0	0	0	$\bigcirc$	$\bigcirc$	0	$\bigcirc$	0		0	
	Mb	$\bigcirc$	0	0	$\bigcirc$	$\bigcirc$	$\bigcirc$	0	$\bigcirc$	$\bigcirc$	0	0	0		0	
	Md		$\bigcirc$	0	0	$\bigcirc$	$\bigcirc$	0		0	0*	0*	$\bigcirc$		0	
	L							0				0*	0	0		j
• W	'hen opera struction),	tion cor this ins	ntrol "E	N" = 1 o n will pe	r has a rform a	transi logic	tion fr OR(II	rom 0 t f any 2	o 1(	Ð		Ma		Mb	N	1d

instruction), this instruction will perform a logic OR(If any 2 of the bits are 1, then the result will be 1, and only if both are 0 will the result be 0) operation between 2 source matrixes with a length of L, Ma and Mb. The result will then be stored in the destination matrix Md, which is also the same length (the OR operation is done by bits with the same bit numbers). For example, if  $Ma_0 = 0$ ,  $Mb_0 = 1$ , then  $Md_0 = 1$ ; if  $Ma_1 = 0$ ,  $Mb_1 = 0$ , then  $Md_1 = 0$ ; etc, right up until OR reaches  $Ma_{16L-1}$  and  $Mb_{16L-1}$ .





In the program at left, when X0 goes from 0→1, then matrix Ma, comprised by R0 to R4, and matrix Mb, comprised by R10 to R14, will do an OR operation. The results will then be stored into the destination matrix Md, comprised by R10 to R14. In this example, Mb and Md is the same matrix, so after operation the source matrix Mb will replaced by the new value. The result is shown at right in the diagram below.



FUN122 P MXOR				MATF	RIX EX	KCLU	SIVE	OR ()	XOR)	)				FUN <sup>2</sup> MX	122 <b>P</b> OR
Operation cor	trol—EN	Lado 122F Ma Mb Md L	ler sym P.MXOF	<u>bol</u> ?		M M L ir	la: Sta lb: Sta ld: Sta : Ler la, Mb ndirect	rting re rting re rting re ngth of , Md m addres	egister egister egister matrix ay cor ss appl	of sou of sou of des (Ma, M nbine lication	rce ma rce ma tination Mb anc with V,	atrix a atrix b n matri I Md) Z, P0-	x -P9 to	serve	
Ope- rand Ma Mb Md L	nge WX WX0 WX240 O	WY WY0 WY240 O O	WM WM0 WM1896 O O	WS WS0 WS984 O O O	TMR T0   T255 0 0 0	CTR C0 	HR R0   R3839 0 0 0 0 0 0	IR R3840   R3903     	OR R3904   R3967     	SR R3968 R4167 O *	ROR R5000   R8071 0 0 *	DR D0 D4095 0 0	K 2 256	XR V \ Z P0~P9	
<ul> <li>When op instructio are diffe 0)betwee result wil also has bits with then Mdo XOR rea</li> </ul>	• When operation control "EN" = 1 or has a transition from 0 to 1 ( instruction), this instruction will performs a logic XOR (if the 2 bits are different, then the result will be 1, otherwise it will be 0)between 2 source matrixes with a length of L. Ma and Mb. The result will then be stored back into the destination matrix Md, which also has a length of L. For example the XOR operation is done by bits with the same bit numbers - for example, if $Ma_0 = 0$ , $Mb_0 = 1$ , then $Md_0 = 1$ ; if $Ma_1 = 1$ , $Mb_1 = 1$ , then $Md_1 = 0$ ; etc. right up until XOR reaches $Ma_{16L-1}$ and $Mb_{16L-1}$ . • In the program at left, when X0 goes from $0 \rightarrow 1$ , will														
	)  EN-[ 	122P.M Ma: R Mb: R Md: R L :	XOR 0 10 20 5			•	In the perfor by R( The r comp in the	e prog rm a X ) to R4 esults rised b diagra	ram a OR op I, and will the wy R20 am belo	t left, peratior matrix en be to R2- ow.	when h betwo Mb, c stored 4. The	X0 go een ma ompris in des results	ees fro atrix M sed by stinatic s are s	om 0→1 a, comp R10 to on matrix hown at	, will rised R14. Md, right
Ma15 R0 0 0 0 0 0 R1 1 1 1 1 R2 0 0 0 0 0 R3 0 0 0 0 R4 1 1 1 1 1 ↑ Ma79	Ma	D 0 0 0 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 1 1 1	Ma₀ ↓ 0 0 0 0 0 0 1 1 1 0 0 0 1 1 1 ↑ Ma₀₄ Before	R10 R11 R12 R13 R14 M execut	1b15 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1b79 tion		Mb 1 1 1 0 1 1 0 1 1 0 0 0 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 0 0 0 1 1 1	Mb₀ 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0 0 1 1 1 1 ↑ Mb64	R20 R21 R22 R23 R24	Md15 0 1 1 1 1 2 0 0 0 3 0 0 0 4 0 0 0 ↑ Md79	1 1 1 1 1 1 0 0 0 0 0 0 0 0 0	Md 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Md₀ ↓ 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 ↑ Mde4

FUN123 P MXNR

### MATRIX EXCLUSIVE NOR (XNR)

FUN123 P MXNR



Ma : Starting register of se	ource matrix a
------------------------------	----------------

Mb : Starting register of source matrix b

Md : Starting register of destination matrix

L : Length of matrix (Ma, Mb and Md)

Ma, Mb, Md may combine with V, Z,P0~P9 to serve indirect address application

Range	WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	Κ	XR
l v i	WX0	WY0	WM0	WS0	Т0	C0	R0	R3840	R3904	R3968	R5000	D0	2	V 、 Z
Ope- rand	WX240	WY240	WM1896	WS984	T255	C255	R3839	 R3903	R3967	R4167	R8071	D4095	256	P0~P9
Ма	0	0	0	0	0	0	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$		0
Mb	0	0	0	0	$\bigcirc$	$\bigcirc$	0	$\bigcirc$	0	$\bigcirc$	0	$\bigcirc$		0
Md		$\bigcirc$	0	0	0	0	0		0	<b>O*</b>	○*	$\bigcirc$		$\bigcirc$
L							0				<b>O</b> *	0	0	

When operation control "EN" = 1 or has a transition from 0 to 1 ( instruction), will perform a logic XNR operation (if the 2 bits are the same, then the result will be 1, otherwise it will be 0)between 2 source matrixes with a length of L, Ma and Mb. The results will then be stored into the destination matrix Md, which also has the same length (the XNR operation is done by bits with the same bit numbers). For example, if Ma<sub>0</sub> = 0, Mb<sub>0</sub> = 1, then Md<sub>0</sub> = 0; Ma<sub>1</sub> = 0, Mb<sub>1</sub> = 0, then Md<sub>1</sub> = 1; etc, right up until XNR reaches Ma<sub>16L-1</sub> and Mb<sub>16L-1</sub>.





When operation control "EN" = 1 or goes from 0 to 1 ( instruction), will perform a XNR operation between Ma matrix comprised by R0~R9 and Mb matrix comprised by R10~R19. The results will then be stored into the destination matrix Md comprised by R10~R19. The results are shown at right in the diagram below.



FUN124 P MINV					MAT	RIX I	NVER	SE						FUN1 MII	24 P NV
Operation contro	୬I — EN -	Ladd -124P Ms: Md: L:	er symb				Ms : S Md : S L : L Ma, M addre	tarting tarting ength d may ss app	regist regist of mat comb licatior	ter of s ter of c rix (Ms ine wit	ource lestina s and I h V, Z	matrix Ition Vd) , P0~F	9 to s	erve ind	irect
Ran Ope- rand Ms Md L	ge WX WX0 WX240	WY WY0 WY240 O O	WM WM0 WM1896 O	WS  -  WS984  _  _	TMR T0   T255 〇 〇	CTR C0 	HR R0   83839 0 0	IR R3840 	OR R3904   R3967     	SR R3968 R4167 O *	ROR R5000   R8071       *	DR D0 D4095 0	K 2   256	XR V \ Z P0~P9 O	
<ul> <li>When ope instruction completely and all the then be st</li> </ul>	ration co ), source y inverted ose with ored into	ntrol "E regist d (all th a value destina	EN" = 1 o ter Ms, w te bits wi e of 0 w ation mat	r has a vhich ha ith a val ill chang trix Md.	transit as a le ue of <sup>-</sup> ge to 1	ion fro ength 1 will ( 1). The	m 0 to of L, v change e resul	1 ( ₽ vill be e to 0, ts will			Ms	Inv	rerse Ms —		
×0 ∳	EN-	124P.M Ms: R Md: R L :	IINV 2 0 2 0 5			● I r s N s	n the natrix store b Md are shown	progra compri ack in e the at righ	im at ised by to itse same t in the	left, w y R0 to lf (beo matri e diagr	vhen 2 o R4 v cause x). Th am be	KO goe vill be in this ne res low.	es froi inverte exam ults c	m 0→1, ed, and nple Ms btained	, the then and are
	RI R R R	Ms15 ↓ 0 0 0 0 1 1 1 1 2 0 0 0 3 0 0 0 4 1 1 1 ↑ Ms79	0         0         0         0           1         1         1         1         1           0         0         0         0         0           0         0         0         0         0           1         1         1         1         1	Ms 0 0 0 0 1 0 0 0 0 1 1 1 0 0 0 0 1 1 1 1	0 0 0 0 0 0 0 1 1 1 1 0 0 0 1 1 1 1	Ms₀ ↓ 0 0 0 0 1 1 1 1 ↑ Ms₀₄	R0	Id15 1 1 1 1 0 0 0 0 1 1 1 1 1 1 1 1 1 1 0 0 0 0 Id79	1 1 1 0 0 0 1 1 1 1 1 1 1 1 1 0 0 0	Md 1 1 1 1 0 1 1 1 0 0 1 1 1 1 0 0 0 0 0	1     1     1       1     1     1       0     0     0       1     1     1       0     0     0       1     1     1       0     0     0	$\begin{array}{c} Md_{0} \\ \downarrow \\ \hline 1 & 1 & 1 \\ 1 & 1 & 1 \\ \hline 0 & 0 & 0 \\ 1 & 1 & 1 \\ \hline 0 & 0 & 0 \\ \hline 1 & 1 & 1 \\ \hline 0 & 0 & 0 \\ \hline Md_{64} \end{array}$			

FUN125 P MCMP					MA	TRIX	COMF	PARE						FUN1: MCN	25 <mark>P</mark> MP
		Ĺ	adder	symbol	<u> </u>										
Comparison control – EN       Ma       FND – Found objective       Md: Starting register of matrix         Mb       Mb       FND – Found objective       Mb: Starting register of matrix         Compare from head – FHD       L       FND – Compare to end       Pr         Different/Same option – D/S       Pr       ERR – Pointer error       Ma       Md: Starting register of matrix         Range       WX       WY       WM       WS       TMR       CTR       HR       IR       OR       SR       ROR       DR       K														rix a rix b ∕lb) ∕, Z, P0- cation	-P9 to
Ran	ae WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	K	XR	
	WX0	WY0	WMO	WS0	TO	C0	R0	R3840	R3904	R3968	R5000	DO	2	V 、 Z	
Ope- 🔪 rand	WX240	WY240	WM1896	WS984	T255	C255	R3839	R3903	R3967	R4167	R8071	D4095	256	P0~P9	
Ma	0	$\bigcirc$	0	0	0	0	$\bigcirc$	0	$\bigcirc$	0	$\bigcirc$	$\bigcirc$		$\bigcirc$	
Mb	0	0	0	0	$\bigcirc$	$\bigcirc$	0	$\bigcirc$	$\bigcirc$	$\bigcirc$	0	0		0	
		-			~		0		-	- · ·	<u> </u>	0	0		
Pr		0	0	$\bigcirc$	0	0	0		0	○*	○*	$\odot$			l
	orioon	ontrol	"ENI" - 1	orboo	o trop	aitian f	rom 0	to 1 (							

comparison control "EN" = 1 or has a transition from 0 to instruction), then beginning from the top pair of bits (Ma<sub>0</sub> and Mb<sub>0</sub>) within the 2 matrixes Ma and Mb (when "FHD" = 1 or Pr value is equal to 16L-1), or beginning from the next pair of bits (Mapr + 1 and Mbpr + 1) pointed by pointer Pr (when "FHD" = 0 and Pr value is less than L-1), this instruction will compare and search for pairs of bits with different value (when D/S = 1) or the same value (when D/S = 0). Once match found, pointer Pr will point to the bit number in the matrix met the search condition. The found objective flag "FND" will be set to 1. When it has searched to the final pair of bits in the matrix (Ma<sub>16L-1</sub>, Mb<sub>16L-1</sub>), this execution of the instruction will finish, no matter it has found or not. If this happen then The compare-to-end flag "END" will be set as 1, and the Pr value will set to 16L-1 and the next time that this instruction is executed, Pr will automatically return to the starting point of the matrix (Pr = 0) to begin the comparison search.

•



The range for the pointer value is 0 to 16L-1. The Pr value should not be changed by other instructions, as this will affect the result of search. If the Pr value exceeds its range, then the pointer error flag "ERR" will be set to 1, and this instruction will not be carried out.



FUN126 B MBRD	2					MAT	RIX	BIT R	EAD						FUN Me	126 <mark>P</mark> 3RD
			Lado	der sym	<u>bol</u>											
			-126F	P.MBRE	)					Ms :	Startir	ng regi	ster of	matrix	(	
Readout c	ontrol -	- EN ·	Ms	:	- (	отв —	- Outpi	ut bit		L :	Matrix	lengt	า			
			1	-			1			Pr:	Pointe	er regis	ster			
Pointer incre	mont -			-		ENID —	- Poad	to and		Msn	nav co	- mhine	with V	7 P(	∩~P9 to	serve
	ment	into	indirect address application									, <u>,</u> , , , ition	5-1 5 10	30170		
Pointer clear — CLR - ERR — Pointer error																
I	Range	WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	K	XR	
	\ \	WX0	WY0	WMO	WS0	то	C0	R0	R3840	R3904	R3968	R5000	DO	2	V × Z	
Ope- rand		WX240	WY240	WM1896	WS984	T255	C199	R3839	R3903	R3967	R4167	R8071	D4095	256	P0~P9	
N	/ls	$\bigcirc$	0	0	0	0	$\bigcirc$	0	0	0	0	$\bigcirc$	0		0	
	L							$\bigcirc$				0*	$\bigcirc$	0		
F	Pr		0	Ō	0	$\bigcirc$	0	$\bigcirc$		$\bigcirc$	<b>O</b> *	<b>O</b> *	0			
• Whe	n read	dout co	ontrol "I	EN" = 1	or has	s a tra	nsitior	n from	0 to 1	1					Pr	

• When readout control EN = 1 of has a transition from 0 to 1 ( ⊇ instruction), the status of the bit Mspr pointed by pointer Pr within matrix Ms will be read out and appear at the output bit "OTB". Before the readout, this instruction will first check the input -pointer clear "CLR". If "CLR" is 1, then the Pr value will be cleared to 0 first before the readout action is carried out. After the readout is completed, If the Pr value has already reached 16L-1 (the final bit), then the read-to-end flag "END" will be set to 1. If Pr is less than 16L-1, then the status of pointer increment "INC" will be checked. If "INC" is 1, then Pr will be increased by 1. Besides this, pointer clear "CLR" can execute independently, and is not affected by other input.



• The effective range of the pointer is 0 to 16L-1. Beyond this range the pointer error flag "ERR" will be set to 1, and this instruction will not be carried out.



FUN127 P MBWR					MAT	'RIX E	BIT W	RITE						FUN127 P MBWR
Write con Write-in Pointer increm Pointer c	ntrol — EN h bit — INB hent — INC lear — CLR	Lac - 127 - Mo - L Pr -	dder syr 7P.MBW I : :	n <u>bol</u> /R	- END - - ERR -	— Writi — Poin	e to en ter erro	d or	Md : L : Pr : Md i indir	Startii Matrix Pointe may co ect ad	ng regi a length er regis ombine dress a	ster of ster with <sup>y</sup> applica	f matrix V, Z, P0 ation	⊷P9 to serve
	Range. Dpe- and Md L Pr	WY WY0 WY240	WM WM0 WM1896	WS WS0 WS984 O C	TMR T0   T255 0 1 0	CTR C0 	HR R0   R3839	OR R3904   R3967   	SR R3968   R4167   	ROR R5000   R8071     *     *	DR D0 D4095 0	K 2 256	XR V \ Z P0~P9	
<ul> <li>When we instruction the bit if write-in checked write-in Pr value reached 1. If the pointer we execute</li> </ul>	vrite contr on), the s Mdpr poin takes pla d. If "CLR action. Af e will be d 16L-1 (la Pr value will increa	ol "EN tatus of ted by ace, th " is 1, ter the check ast bit) is les sed by lently,	I" = 1 or of the wr pointer he status , then Pi e write-in ked aga ), then th ss than y 1. Besi and is n	has a ite-in b Pr with of por will b action in. If the action fol-1 a des this ot affect	transit it "INB hin ma hinter o e clea has b he Pr e-to-en and " s, poir cted by	tion fro " will b atrix M clear ' red to been co value od flag 'INC" i oter cle v other	om 0 to be writ d. Bef 'CLR" 0 bef omple has will be is 1, to ear "Cl input.	o 1 ( ten int ore th will b ore th ted, th alread e set t nen th _R" ca	D e e e ly co e n		Ms • •	Msp	r	Pr OTB

• The effective range of Pr is 0 to 16L-1. Beyond this range, the pointer error flag "ERR" will be set to 1, and this instruction will not be carried out.



FUN128 P MBSHF					MAT	RIX E	BIT SI	HIFT							FUN128 P MBSHF
Shift Fi	control — EN ill-in bit — INC	Lade 1281 - Ms Md ; - L	der syn P.MBS :	nbol HF	- OTB	— Shi	ft out k	it	Ma Ma L Ma to	s : Star d: Star matri : Len s, Md r serve	ting re ting re x gth of may co indireo	egister egister matrix ombine ct addi	of sou of des (Ms a e with ' ress ap	irce stina nd N V, Z	matrix tion Md) ;, P0~P9 cation
CelvRight di	WX         WX           WX0                     WX240                     1s                     1d	VY WY0 WY240	WM WM0 WM1896	WS WS0  WS984 O	TMR           T0                       T255           ()           ()	CTR C0  C255 O	HR R0 	IR R3840   R3903 	OR R3904   R3967   	SR R3968   R4167     *	ROR R5000   R8071 _ 	DR D0   D4095   	K 2   256	X V · P0-	R Z -P9
<ul> <li>When         <ul> <li>( ) ir</li> <li>compl</li> <li>one po</li> <li>by the</li> <li>shift it</li> <li>"INB".</li> <li>will be</li> <li>at the</li> <li>matrix</li> </ul> </li> </ul>	<ul> <li>When shift control "EN" = 1 or has a transition from 0 to 1 (</li></ul>														
the sa compl 1) by are sh	X0 X0 X0 X0 X0 X0 X0 X0 X0 X0	When ed and in nen be s in the d I- Ms : Md : L :	X0 goe moved t stored ba iagram MBSHF- R 0 R 0 5	s from to the l ack to below.	n 0→1 left (be Md, ar	I, Ms ecause nd the	will b e L/R result	9 e = :s	INB	-	Ms Shift right 1 bit	- -			Md L
	Ms15 R0 0 0 0 R1 1 1 1 R2 1 1 1 R3 0 0 0 R4 0 1 1 Ms79	10000 11111 11111 00000 111111 Before	Ms	0000 1111 0000 0000 11111 1111 0000	Ms₀ 0 0 1 1 0 0 1 1 Ms₀4	xo=∫ ➡	<del>.</del>	M( R0 0 1 1 R1 1 1 R3 1 1 R4 ↑ M(	d15 0 0 0 1 1 1 1 1 1 0 0 0 1 1 1 1 1 1 d79 Aft	Md 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 er exe	0 0 0 0 1 1 1 1 0 0 0 0 0 0 0 0 1 1 1 1 ecution		Md₀ 0 0 1 1 0 0 0 1 1 0 1 0 1 0 Md€4		



FUN130 P MBCNT				MAT	RIXI	BIT S	STATU	IS CO	UNT					FUN MB	130 <mark>P</mark> CNT
Ladder symbol       Ms: Starting register of matrix         Count control — EN       130P.MBCNT — D=0 — Result is 0       L : Matrix length         1 or 0 option — 1/0       D :       D :         D :       D :       Ms and combine with V, Z, P0~P9 to indirect address application										s 29 to serv	/e				
Rar Ope- rand Ms L D	nge WX WX0 WX240	WY WY0 WY240	WM WM0 WM1896	WS WS0 WS984	TMR T0   T255 0 1 0	CTR C0 C255 O	HR R0 	IR R3840   R3903   	OR R3904   R3967   	SR R3968 R4167 O	ROR R5000   R8071     *	DR D0 	K 2   256	XR V · Z P0~P9	
<ul> <li>When c Ms matu total am the regised</li> <li>1.</li> </ul>	ount conti ix, this ins ount of bi ster specif	ol "EN" struction ts with fied by	' = 1 or n will co a status D. If the	has a t unt the s of 0 ( value	transit total when of the	tion fr amou input ese ar	om 0 t int of b "1/0" = nounts	o 1( P its with = 0). T is 0, t	instru n a sta he res hen th	ction), tus of sults of e Resi	then 1 (w the c ult-is-0	among hen inj ounting flag "	the 1/ put "1/ g will b D = 0"	6L bits o 0" = 1) o be stored will be s	f the r the l into set to
	$ \begin{array}{c} X0 \\ \hline \\ X1 \\ \hline \\ 1/0 \end{array} \begin{array}{c} 130P.MBCNT \\ \hline \\ Ms: R & 0 \\ L: 5 \\ D: R & 0 \end{array} \begin{array}{c} -D=0- \\ \hline \\ D: R & 0 \end{array} \begin{array}{c} 0 \\ \hline \\ D: R & 0 \end{array} \begin{array}{c} -D=0- \\ \hline \\ D: R & 0 \end{array} \begin{array}{c} The program at left sets X1 first as 0 (to count bits with status of 1) and then as 1 (to count bits with status of 1) and let the signal X0 has a transition from 0→1 for both case, the execution results are shown at right in the diagram below . \end{array}$														
R0 R1 R2 R3 R4 V	As <sub>15</sub>	Ms 0 0 0 0 0 0 0 0 1 1 1 1 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 1 1 1 1 0 0 0 0 0 0 0 0 0	Ms₀ ↓ 0 0 0 0 0 0 1 1 1 0 0 0 0 0 0 ↑ Ms₅4	×0=_1 ⇒	<b>X</b>		R20	D 64 X1=0		© { 	R20	D 16 X1=1	1 t	

I/O Instructions II



Description

- The setting of resolution(RS) must be same between output0(Y0) and output1(Y2) also the setting of output frequency(Pn). It means both output0 and output1 have the same output frequency and the same output resolution, only the pulse width can be different. Same principle for output2(Y4) and output3(Y6).
- When operation control "EN" = 1, the specified digital output will perform the PWM output, the expression for output frequency as shown bellow:

1. 
$$f_{pwm} = \frac{184320}{(P_n + 1)}$$
 while Rs(Resolution)=1/100

2. 
$$f_{pwm} = \frac{18432}{(P_n + 1)}$$
 while Rs(Resolution)=1/1000

Example 1 : If Pn (Setting of output frequency) = 50, Rs = 0(1/100), then

$$f_{pwm} = \frac{184320}{(50+1)} = 3614.117 \dots = 3.6 \text{KHz}$$

$$T(Period) = \frac{1}{f_{pwm}} = 277 uS$$

For Rs = 1/100, if OR( Setting of output pulse width ) = 1, then T0  $\approx$  2.7uS; if OR( Setting of output pulse width ) = 50, then To  $\approx$  140uS.

.Output waveform :

(1).Pn (Output frequency) = 50, Rs = 0 (1/100), OR (Output pulse width) = 1:

### I/O Instructions II



FUN140 HSPSO		HIGH SPEED PULSE OUTPUT INSTRUCTION (Brief description on function)							FUN140 HSPSO
Execution contro Pause Abort	I — EN - 2 — INC - 1 — ABT -	Ladder symbol 140.HSPSO- Ps : SR : WR :	ol - ACT - ERR - DN Range Ope-	- - R0	Ps SR WR DR D0	: The F 0:Y 1:Y 2:Y 3:Y : Positi : Starti total 7 progr ROR R5000	Pulse C 0 & Y1 2 & Y3 4 & Y5 6 & Y7 6 & Y7 6 oning ng wor 7 regis am.	Dutput (0~3) selection program starting register. king register of instruction ters, can not used in any	n operation, other part of
			rand Ps	K3039	D4095	ROUT I	250 0~3		
			SR	0	0	0			
			WR	0	0	0*			
Command desc	riptions								

- The NC positioning program of HSPSO (FUN140) instruction is a program written and edited with text. The
  executing unit of program is divided by step (which includes output frequency, traveling distance, and
  transferring conditions). For one FUN140 instruction, can program 250 steps of positioning points at the most.
  Each step of positioning program requires 9 registers. For detailed application, please refer to chapter 13 "the
  NC positioning control of FBs-PLC".
- The benefits of storing the positioning program in the register is that, while in application which use the MMI (man machine interface) as the operation console can save the positioning programs to MMI. Whenever the change of the positioning programs is requested, the download of positioning program can be simply done by a series of write register commands.
- The NC positioning of this instruction doesn't provide the linear interpolation function.
- When execution control "EN"=1, if Ps0~3 is not controlled by other FUN140 instruction (the status of Ps0=M1992, Ps1=M1993, Ps2=M1994, and Ps3=M1995 is ON respectively), it will start to execute from the next step of positioning point (when goes to the last step, it will be restarted from the first step); if Ps0~3 is controlled by other FUN140 instruction (the status of Ps0=M1992, Ps1=M1993, Ps2=M1994, and Ps3=M1995 are OFF), this instruction will wait and acquires the control right of output point immediately right after other FUN140 release the output.
- When execution control input "EN" =0, it stops the pulse output immediately.
- When output pause "PAU" =1 and execution control was 1, it will pause the pulse output. When output pause "PAU" =0 and execution control is still 1, it will continue the unfinished pulse output.
- When output abort "ABT"=1, it will halt and stop pulse output immediately. (When the execution control input "EN" becomes 1 next time, it will restart from the first step of positioning point to execute.)
- While send the output pulse, the output indication "ACT" is ON.
- When there is an execution error, the output indication "ERR" will be ON. (The error code is stored in the error code register.)
- When the execution of each step of positioning program is completed, the output indication "DN" will be ON.
- \*\* The working mode of Pulse Output must be configured (without setting, Y0~Y7 will be treated as normal output) to any one of following modes, before the HSPSO instruction can be worked.

U/D Mode: Y0 (Y2, Y4, Y6), as up pulse. Y1 (Y3, Y5, Y7), as down pulse.
K/R Mode: Y0 (Y2, Y4, Y6), as the pulse out.. Y1 (Y3, Y5, Y7), as the direction.
A/B Mode: Y0 (Y2, Y4, Y6), as A phase pulse. Y1 (Y3, Y5, Y7), as B phase pulse.
The output polarity for Pulse Output can select to be Normally ON or Normally OFF.

• The working mode of Pulse Output can be configured by WINPROLADDER in "Output Setup" setting page.

### NC Positioning Instructions I

FUN141 MPARA	NC POSITIONING PAR (Brief descrip	FUN141 MPARA	
Execution cont	Ladder symbol 141.MPARA rol – EN – Ps : SR : SR :	Ps : The pulse output (0~3) selection SR : Starting register for parameter table parameters totally, and occupy 24 r	e; it has 18 egisters.
	Range HR R0 Ope- rand R3833 Ps SR O	DR         ROR         K           D0         R5000         2           -         -         -           D4095         R8071         256           -         -         0~3           -         -         -	



- It is not necessary to use this instruction. if the system default for parameter values is matching what user demanded, then this instruction is not needed. However, if it needs to change the parameter value dynamically, this instruction is required.
- This instruction incorporates with FUN140 or FUN147 for positioning control purpose.
- Whether the execution control input "EN" = 0 or 1, this instruction will be performed.
- When there are any errors in parameter value, the output indication "ERR" will be ON. (The error code is stored in the error code register.)
- For detailed functional description and usage, please refer to Chapter 11 "The NC positioning control of FBs-PLC" for explanation.

# NC Positioning Instructions I

FUN142 P PSOFF	STOP THE HSPSO PULSE OUTPUT (Brief description on function)	FUN142 P PSOFF						
Ladder symbol         Execution control—EN $142P$ .         PSOFF       PS         PS $0 \sim 3$ Enforce the Pulse Output PSOn (n= Ps) to stop.								
Command desc	riptions							
<ul> <li>When execution control "EN" =1 or changes from 0→1( p instruction), this instruction will enforce the assigned number set of HSPSO (High Speed Pulse Output) to stop pulse output.</li> </ul>								
• While in the application for mechanical original point reset, as soon as reach the original point can use this instruction to stop the pulse output immediately, so as to make the original point stop at the same position every time when performing mechanical original point resetting.								
<ul> <li>For def</li> <li>FBs-PL</li> </ul>	tailed functional description and usage, please refer to Chapter 11 "The NC positionir .C" for explanation.	ng control of						

# NC Positioning Instructions I

FUN143 P PSCNV	CONVERT TH (mm, De	IE CURREI eg, Inch, PS	NT PU S)	ILSE \ (Brief	/ALUE descri	TO DI Tion o	ISPLAY VALUE n function)	FUN143 P PSCNV
Execution cont	Ps D	: 0~3 the valu : Regi conv mea	; it con mm (De e, so as ster tha /ersion. ns D10	verts th eg, Inch s to mal at stores It uses is Low	e number of the pulse part n, PS) that has same un ke current position displates the current position after 2 registers, e.g. if D = D Word and D11 is High V	osition to be it as the set yed. er 10, which Vord.		
		Range	HR	DR	ROR	К		
		000	R0	D0	R5000	2		
		rand	R3839	D4095	R8071	256		
		Ps	0			$0 \sim 3$	-	
		D	$\bigcirc$	$\bigcirc$	$\bigcirc$		J	
Command desc	rintions							
Command desc								
When	ovacution control "En"	-1 or ohon	ann fr	- m 0	.1/ D i	netructi	on) this instruction will	convert the

- When execution control "En" =1 or changes from 0→1( P instruction), this instruction will convert the assigned current pulse position (PS) to be the mm (or Deg, Inch, or PS) that has same unit as the set value, so as to make current position displaying.
- Only when the FUN140 instruction is executed, then it can get the correct conversion value by executing this instruction.
- For detailed functional description and usage, please refer to Chapter 11 "The NC positioning control of FBs-PLC" for explanation.

FUN145 P EN	ENABLE CONTROL OF THE INTERRUPT AND PERIPHERAL							
	Ladde	er symbol						
Enable control·	- EN - EN	LBL	LBL : External input or peripheral label name th enabled.	nat to be				

- When enable control "EN" =1 or changes from 0→1 ( instruction), it allows the external input or peripheral interrupt action which is assigned by LBL.
- The enabled interrupt label name is as follows:(Please refer the section 9.3 for details)

LBL name	Description	LBL name	Description	LBL name	Description
HSTAI	HSTA High speed counter interrupt	X4+I	X4 positive edge interrupt	X10+I	X10 positive edge interrupt
HSC0I	HSC0 High speed counter interrupt	X4-I	X5 negative edge interrupt	X10-I	X10 negative edge interrupt
HSC1I	HSC1 High speed counter interrupt	X5+I	X5 positive edge interrupt	X11+I	X11 positive edge interrupt
HSC2I	HSC2 High speed counter interrupt	X5-I	X5 negative edge interrupt	X11-I	X11 negative edge interrupt
HSC3I	HSC3 High speed counter interrupt	X6+I	X6 positive edge interrupt	X12+I	X12 positive edge interrupt
X0+I	X0 positive edge interrupt	X6-I	X6 negative edge interrupt	X12-I	X12 negative edge interrupt
X0-1	X0 negative edge interrupt	X7+I	X7 positive edge interrupt	X13+I	X13 positive edge interrupt
X1+I	X1 positive edge interrupt	X7-I	X7 negative edge interrupt	X13–I	X13 negative edge interrupt
X1-I	X1 negative edge interrupt	X8+I	X8 positive edge interrupt	X14+I	X14 positive edge interrupt
X2+I	X2 positive edge interrupt	X8-1	X8 negative edge interrupt	X14-I	X14 negative edge interrupt
X2-1	X2 negative edge interrupt	X9+I	X9 positive edge interrupt	X15+I	X15 positive edge interrupt
X3+I	X3 positive edge interrupt	X9-I	X9 negative edge interrupt	X15-I	X15 negative edge interrupt
X3-I	X3 negative edge interrupt				

• In practical application, some interrupt signals should not be allowed to work at sometimes, however, it should be allowed to work at some other times. Employing FUN146 (DIS) and FUN145 (EN) instructions could attain the above mentioned demand.

Program example



 When M0 changes from 0→1, it allows X0 to send interrupt when X0 changes from 0→1. CPU can rapidly process the interrupt service program of X0+I.

#### Enable/Disable Instructions



- When prohibit control "EN" =1 or changes from 0→1 ( P instruction), it disable the interrupt or peripheral operation designated by LBL.
- The interrupt label name is as follows:

LBL name	Description	LBL name	Description	LBL name	Description
HSTAI	HSTA High speed counter interrupt	X4+I	X4 positive edge interrupt	X10+I	X10 positive edge interrupt
HSC0I	HSC0 High speed counter interrupt	X4–I	X5 negative edge interrupt	X10-I	X10 negative edge interrupt
HSC1I	HSC1 High speed counter interrupt	X5+I	X5 positive edge interrupt	X11+I	X11 positive edge interrupt
HSC2I	HSC2 High speed counter interrupt	X5-I	X5 negative edge interrupt	X11-I	X11 negative edge interrupt
HSC3I	HSC3 High speed counter interrupt	X6+I	X6 positive edge interrupt	X12+I	X12 positive edge interrupt
X0+I	X0 positive edge interrupt	X6-I	X6 negative edge interrupt	X12-I	X12 negative edge interrupt
X0-I	X0 negative edge interrupt	X7+I	X7 positive edge interrupt	X13+I	X13 positive edge interrupt
X1+I	X1 positive edge interrupt	X7–I	X7 negative edge interrupt	X13-I	X13 negative edge interrupt
X1-I	X1 negative edge interrupt	X8+I	X8 positive edge interrupt	X14+I	X14 positive edge interrupt
X2+I	X2 positive edge interrupt	X8-I	X8 negative edge interrupt	X14-I	X14 negative edge interrupt
X2–I	X2 negative edge interrupt	X9+I	X9 positive edge interrupt	X15+I	X15 positive edge interrupt
X3+I	X3 positive edge interrupt	X9-I	X9 negative edge interrupt	X15-I	X15 negative edge interrupt
X3-I	X3 negative edge interrupt				

• In practical application, some interrupt signals should not be allowed to work at certain situation. To achieve this, this instruction may be used to disable the interrupt signal.

Program example



• When M0 changes from 0→1, it prohibits X2 from sending interrupt when X2 changes from 0→1.

FUN 147 MHSPO	I	FUN 147 MHSPO				
	Ladder symbol		Gp :	Group nu	mber (0 $\sim$ 1)	
Execution control	EN Gp :	- ACT — Acting	SR	: Starting r (example	egister for positioning prog explanation)	ram
	SR :		WR :	Starting re	gister for instruction operat	ion (example
Pause — F	<sup>YAU -</sup> WR :	- ERR — Error	(	explanatio	n). It controls 9 registers,	which the other
			I	program ca	annot repeat in using.	
Abort — A	ABT -	- DN — Done				
				BUB K	٦	
		Range R0		25000	-	
		Ope-				
		rand R3839	D3999 F	8071	_	
		Gp	$\cap$	0~1	4	
		WR O	0	<u> </u>	-	
					<b>_</b>	

### Instruction Explanation

- The FUN147 (MHSPO) instruction is used to support the linear interpolation for multi-axis motion control, it consists of the motion program written and edited with text programming. We named every position point as a step (which includes output frequency, traveling distance, and transfer conditions). Every step of positioning point owns 15 registers for coding.
- 2. The FUN147 (MHSPO) instruction can support up to 4 axes for simultaneous linear interpolation; or 2 sets of 2-axis linear interpolation (i.e. Gp0 = Axes Ps0 & Ps1; Gp1 = Axes Ps2 & Ps3)
- 3. The best benefit to store the positioning program into the registers is that in the case of association with MMI (Man Machine Interface) to operate settings, it may save and reload the positioning program via MMI when replacing the molds.
- 4. When execution control "EN"=1, if the other FUN147/FUN140 instructions to control Ps0~3 are not active (corresponding status of Ps0=M1992, Ps1=M1993, Ps2=M1994, and Ps3=M1995 will be ON), it will start to execute from the next step of positioning point (when goes to the last step, it will be restarted from the first step to perform); if Ps0~3 is controlled by other FUN147/FUN140 instruction (corresponding status of Ps0=M1992, Ps1=M1993, Ps2=M1995 would be OFF), this instruction will acquire the pulse output right of positioning control once the controlling FUN147/FUN140 has released the control right.
- 5. When execution control input "EN" =0, it stops the pulse output immediately.
- 6. When output pause "PAU" =1 and execution control "EN" was 1 beforehand, it will pause the pulse output. When output pause "PAU" =0 and execution control is still 1, it will continue the unfinished pulse output.
- 7. When output abort "ABT"=1, it stops pulse output immediately. (When the execution control input "EN" becomes 1 next time, it will restart from the first step of positioning point to execute.)
- 8. While the pulse is in output transmitting, the output indication "ACT" is ON.
- 9. When there is execution error, the output indication "ERR" will be ON. (The error code is stored in the error code register.)
- 10. When each step of positioning point is complete, the output indication "DN" will be ON.
- 11. Please refer to Chapter 11 "The NC Positioning Control of FBs-PLC" for further details.

# NC Positioning Instructions II



### **Communication Instructions**

FUN150 M-BUS	MODBUS MASTER INSTRUCTION (WHICH MAKES PLC AS THE MODBUS MASTER THROUGH PORT 1~4)	FUN150 M-BUS
Execution control ASCII/RTU Abort	Ladder symbol         150.M_BUS       Pt : 1~4, specify the communication as the Modbus master         Pt :       ACT —         SR :       SR :         WR :       ERR —         WR :       ERR —         WR :       ON —	port being acted n program eration. It controls 8 not repeat in using.
Description	Range         HR         ROR         DR         K           R0         R5000         D0                               rand         R3839         R8071         D4095                     Pt         1~4   SR         0         0                               WR         0         *         0	

- 1. FUN150 (M-BUS) instruction makes PLC act as Modbus master through Port 1~4, thus it is very easy to communicate with the intelligent peripheral with Modbus RTU/ASCII protocol.
- 2. The master PLC may connect with 247 slave stations through the RS-485 interface.
- 3. Only the master PLC needs to use Modbus RTU/ASCII instruction.
- 4. It employs the program coding method or table filling method to plan for the data flow controls; i.e. from which one of the slave station to get which type of data and save them to the master PLC, or from the master PLC to write which type of data to the assigned slave station. It needs only seven registries to make definition; every seven registers define one packet of data transaction.
- 5. When execution control "EN" changes from 0→1 and both inputs Pause "PAU" and Abort "ABT" are 0, and if Port 1/2/3/4 hasn't been controlled by other communication instructions [i.e. M1960 (Port1) / M1962 (Port2) / M1936 (Port3) / M1938 (Port4) = 1], this instruction will control the Port 1/2/3/4 immediately and set the M1960/M1962/M1936/M1938 to be 0 (which means it is being occupied), then going on a packet of data transaction immediately. If Port 1/2/3/4 has been controlled (M1960/M1962/M1936/M1938 = 0), then this instruction will enter into the standby status until the controlling communication instruction completes its transaction or pause/abort its operation to release the control right (M1960/M1962/M1936/M1938 =1), and then this instruction will become enactive, set M1960/M1962/M1936/M1938 to be 0, and going on the data transaction immediately.
- 6. While in transaction processing, if operation control "ABT" becomes 1, this instruction will abort this transaction immediately and release the control right (M1960/M1962/M1936/M1938 = 1). Next time, when this instruction takes over the transmission right again, it will restart from the first packet of data transaction.
- 7. While "A/R" =0 , Modbus RTU protocol ; "A/R" =1 , Modbus ASCII protocol  $\circ$
- 8. While it is in the data transaction, the output indication "ACT" will be ON.
- 9. If there is error occurred when it finishes a packet of data transaction, the output indication "DN" & "ERR" will be ON.
- 10. If there is no error occurred when it finishes a packet of data transaction, the output indication "DN" will be ON.

### Communication Instructions

FUN 151       COMMUNICATION LINK INSTRUCTION       FUN 15         CLINK       (WHICH MAKES PLC ACT AS THE MASTER STATION IN CPU LINK NETWORK THROUGH PORT 1~4)       FUN 15	
	51 K
Ladder symbol       Pt : Assign the port, 1~4         Execution control - EN       Pt :	sters,
Range         HR         ROR         DR         K           R0         R5000         D0   Image         HR         ROR         DR         K         K           Ope-         Image         HR         R0         R5000         D0                     Image         Image<	

● This instruction provides 4 instruction modes MD0~MD3. Of which, three instruction modes MD0~MD2, are "regular link network", and the MD3 is the "high speed link network". The following are the function description of respective modes.

• MD0 : Master station mode for FATEK CPU LINK.

For any PLC, whose ladder program contains the FUN151:MD0 instruction, will become master station of FATEK CPU LINK network. The master station PLC will base on the communication program stored in data registers in which the target station, data type, data length, etc, were specified to read or write slave station via "FATEK FB-PLC Communication Protocol" command. With this approach up to 254 PLC stations can share the data each other

• MD1 : Active ASCII data transmission mode.

With this mode, the FUN151 instruction will parse the communication program stored in data registers and base on the parsing result send the data from port2 to ASCII peripherals (such as computer, other brand PLC, inverter, moving sign, etc, this kind of device can command by ASCII message). The operation can set to be (1) transmit only, which ignores the response from peripherals, (2) transmit and then to receive the response from peripherals. When operate with mode (2) then the user must base on the communication protocol of peripheral to parsing and prepare the response message by writing the ladder instructions.

• MD2 : Passive ASCII data receiving mode.

With this mode, the FUN151 will first wait to receive ASCII messages sent by external ASCII peripherals (such as computer, other brand PLC, card reader, bar code reader, electronic weight, etc. this kind of device can send ASCII message). Upon receiving the message, the user can base on the communication protocol of peripheral to parsing and react accordingly. The operation can set to (1) receive only without responding, or (2) receive then responding. For operation mode (2) the user can use the table driver method to write a communication program and after received a message this instruction can base on this communication program automatically reply the message to peripheral.

• MD3 : Master station mode of FATEK high speed CPU LINK.

The most distinguished difference between this mode and MD0 is that the communication response of MD3 is much faster than MD0. With The introduction of MD3 mode CPU LINK, The FATEK PLC can easily to implement the application of distributed control and real time data monitoring.



### Description

When operation control "EN"=1 or changes from 0→1( P instruction), it will perform the read ("R/W"=1) or write ("R/W"=0) file register operation. While reading, the content of data registers starting from Sa will be overwritten by the content of file registers addressed by the base file register Sb and record pointer Pr; while writing, the content of file registers addressed by the base file register Sb and record pointer Pr will be overwritten by the content of data registers starting from Sa; L is the operation quantity or record size. The access of file register adopts the concept of RECORD data structure to implement. For example, Sa=R0, Sb=F0, L=10, the read/write details shown as below




FUN161P WR-MP	Wri	te Data	ACK	FUN161P WR-MP					
Operation control — EN Pointer — IN Increment	Ladder symbol 161P.WR-MP S: BK: Os: Pr: L: WR: WR:	ACT — A ERR — E DN — I	Acting Error Done		S : S BK : E Ds : ( Pr : A _ : Qu WR : _ r S may apj	Starting ad Block nun Offset of t ddress of uantity of Starting a egisters y combine plication	ddress c nber of he block the poi writing address e with V	of the source data the MEMORY_PACK , < nter , 1~128 of working registers, it 、Z、P0~P9 for indire	0∼1 takes 2 ct addressing
		Range Operand S BK Os Pr L WR	HR R0   R3839 O O O O O O O O O	ROR R5000   R8071 0 () () * () * () *	DR D0   D4095 0   0   0   0   0	K 0~1 0~32510 1~128	XR V · Z P0~P9 0		
The mai program portable	n purpose of the MEM , except this, through t MEMORY PACK for r	ORY_PA he FUN1 nachine v	CK c 61/Fl worki	of FBs JN16 ng pa	s serie 2 inst ramet	es's is use ructions, t ters's savi	ed for lo the MEN	ong term storing of the MORY_PACK can be w loading.	user's ladder rorked as the

When execution control EN changes from  $0 \rightarrow 1$ , it will perform the data writing, where S is the starting address of the source data, BK is the block number of the MEMORY\_PACK to store this writing, Os is the offset of specified block, Pr is the pointer to point to corresponding data area, L is the quantity of this writing. The access of MEMORY\_PACK manipulation adopts the concept of RECORD data structure to implement with. The working diagram as shown below :



points to next record.

# Data Movement Instructions II

FUN161P WR-MP	Write Data Record into the MEMORY_PACK (Write memory pack)	FUN161P WR-MP
<ul> <li>If the va will be 1</li> </ul>	lue of L is equal to 0 or greater than 128, or the pointed data area over the range, the o , it will not perform the writing operation.	utput "ERR"
<ul> <li>It needs will be 1 completi</li> <li>The ME paramet</li> </ul>	couple of PLC solving scans for data writing and verification; during the execution, the original scans for data writing and verification; during the execution, the origin of the execution and verification with the error, the output "ERR" will be 1. MORY_PACK can be configured to store the user's ladder program or machiners, or both. The ladder program can be stored into the block 0 only, but the machiners can be stored into block 0 or 1; the memory capacity of each block has 32K Word in	butput "ACT" be 1; when e's working ne's working total.
Example progr	$\begin{array}{c} \begin{array}{c} \begin{array}{c} \text{Am: Writing the record into block 1 of MEMORY_PACK with the different length} \end{array} \end{array} \\ \hline \begin{array}{c} \begin{array}{c} 161P.WR_MP_{} & M100 \\ S: R0 \\ Bk: 1 \\ \hline \\ OS: 0 \\ Pr: D1 \\ L: 20 \\ WR: R2900 \end{array} \end{array} + \begin{array}{c} ACT_{} & () \\ M102 \\ DN_{} & () \end{array} \\ \hline \begin{array}{c} \begin{array}{c} 161P.WR_MP_{} \\ Pr: D1 \\ L: 20 \\ WR: R2900 \end{array} + \begin{array}{c} ACT_{} & () \\ M102 \\ DN_{} & () \end{array} \\ \hline \end{array} \\ \hline \begin{array}{c} \begin{array}{c} 161P.WR_MP_{} \\ S: R100 \\ Bk: 1 \\ \hline \\ OS: 10000 \\ Pr: D2 \\ L: 50 \\ WR: R2910 \end{array} \\ \hline \end{array} \\ \hline \end{array} \\ \begin{array}{c} \begin{array}{c} M103 \\ M104 \\ CN \\ \end{array} \\ \hline \end{array} \\ \\ \hline \end{array} \\ \hline \end{array} \\ \\ \hline \end{array} $ \\ \hline \end{array} \\ \\ \hline \end{array} \\ \\ \hline \end{array}  \\ \hline \end{array} \\ \hline \end{array} \\ \hline \end{array}  \\ \hline \end{array} \\ \hline \end{array} \\ \hline \end{array}  \\ \hline \end{array}  \\ \hline \end{array} \\ \hline \end{array} \\ \hline \end{array}  \\ \hline \end{array} \\ \hline \end{array} \\ \\ \hline \end{array}   \\ \hline \end{array}  \\ \hline \end{array}  \\ \hline \end{array}  \\ \hline \end{array} \\ \\ \hline \end{array}  \\ \hline \end{array}   \\ \hline \end{array}  \\ \hline \end{array}  \\ \hline \end{array}  \\ \hline \end{array}  \\ \hline \end{array} \\ \hline \end{array}  \\ \hline \end{array}  \\ \hline \end{array}  \\ \hline \end{array}  \\ \hline \end{array}  \\ \hline \end{array}  \\ \hline \end{array}  \\ \hline \end{array}  \\ \\ \hline \end{array}  \\ \hline \end{array}  \\ \\ \hline \end{array}  \\ \hline \end{array}  \\ \\ \hline \end{array}  \\ \\ \\ \hline \end{array}   \\ \\ \hline \end{array}  \\ \hline \end{array}  \\ \\ \\ \end{array}  \\ \\ \end{array}  \\ \\ \\ \end{array}  \\ \\ \end{array}  \\ \\ \end{array}  \\ \\ \\ \\	
The th The RE the ler	$\begin{array}{c} \text{MEMORY_PACK} \\ \hline \text{Block 1} \\ \text{Head of Block 1} \\ \hline \text{The length is 20} \\ \text{of RECORD 0} \\ \hline \text{The length is 20} \\ \text{of RECORD 1} \\ \hline \\ \text{of RECORD 499} \\ \hline \\ \text{Os = 10000} \\ \hline \\ \text{The length is 20} \\ \text{of RECORD 499} \\ \hline \\ \text{The length is 50} \\ \text{of RECORD 499} \\ \hline \\ \text{The length is 50} \\ \text{of RECORD 0} \\ \hline \\ \text{The length is 50} \\ \text{of RECORD 0} \\ \hline \\ \text{The length is 50} \\ \text{of RECORD 0} \\ \hline \\ \text{The length is 50} \\ \text{of RECORD 0} \\ \hline \\ \text{The length is 50} \\ \text{of RECORD 0} \\ \hline \\ \hline \\ \text{Head of Block 1} \\ \hline \\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$	
	$Os = 32510 \rightarrow \boxed{\begin{array}{c} I \text{ he length is } 50 \\ of \text{ RECORD } 449 \end{array}} \leftarrow Pr = 449$	

### Data Movement Instructions II



# Data Movement Instructions II













FUN175 D =<		( <b>Co</b>	LESS TH mpare wh	IAN OI nether	R EQU Sa is le	IAL TO ess thai	COMI n or eq	PARE ual to \$	Sb)			FUN175 <b>D</b> =≺
Execution	EN —	175D. =<	Sa — Sb	]	Sa St Sa a *	a:Op o:Op a、Sb ddres This ii OS fi	erand erand may sing a nstruc rmwai	A or t B or t combi pplication ca re V4.6	he sta he sta ne wit tion an be 50 or l	nting add nting add th V ∖ Z ∖ supported ater	ress o ress o P0∼I I in PL	f Sa f Sb P9 for indirect .C
Operand	Range WX WX0 WX240 Sa O Sb O	WY         WM           WY0         WM0                                 WY240         WM189           O         O           O         O	WS           WS0                       5           WS984           ○           ○	TMR T0   T255 () ()	CTR C0   C255 〇	HR R0   R3839 () ()	SR R3804   R4167 ()	ROR R5000   R8071   	DR D0   D3999 ()	K 16/ 32 bit +/- number	XR V \cdot Z P0~P9	
When with SI Example 1 :	execution b. If Sa≦S ]	input <sup>®</sup> EN Sb, the outp	″ =1, this out is 1; c	instru otherw	uction rise the	will be e outp	e exec ut is 0	uted ir	n signe	ed numbe	r to co	ompare Sa
NOO1 M1		175. R2 -10 =< R2 -99 M11	0 00 2 99									
Description: Wh	nen M10=1 ]	• R20≦R2	2 or M11=	:1, the	output	status	of Y2 is	s 1; oth	erwise	e it is 0.		
N008	170D. 1234 = 1234 171D.	R600 4567890 4567890 4567890 4567890 4567890 45606 99999	-1721 < -1731	р. р. м20	R608 -100 R610 0. R612 1 R614 -1. 0	]		174D. >= 175D. =<	R61 4801 3824 -98765 R62 -12345 1201	6 28 8 17 0 4321 2 6789	M100	Y10
Description: Wr ≠ is	nen DR600 DR614 an 1; otherwis	=DR602 or I d DR620≦E e it is 0.	DR604>D DR622, or	R606, M200	after t	them [ M201=	DR608 ₌1, and	<dr61< td=""><td>10 and M100</td><td>DR616≧ I, the ou</td><td>DR618 tput sta</td><td>, or DR612 atus of Y10</td></dr61<>	10 and M100	DR616≧ I, the ou	DR618 tput sta	, or DR612 atus of Y10

Other Instructions

FUN190 STAT			READ SY	STEM STATUS	FUN190 STAT
Execution	EN —	190.STAT Gp : <u>D :</u>	Gp: 0: 1~3 D	Specified status group Get information of I/O expansion : Reserved Starting address of register to store the sys D+0 : Quantity of status D+1 : Status 1	stem status
Range Operand G D	HR         ROR           R0         R5000                                 R3839         R8071	DR K D0   D3999 0-3 ○	*	D+N: Status N This instruction can be supported in PLC ( firmware V4.62 or later	SS

When execution "EN" =1, this instruction being executed, and if Gp=0, it means to get the information of I/O expansion modules; total quantity of I/O expansion modules will be stored in D register, code of I/O expansion module will be stored in D+1~D+N registers in order. Gp=1~3, reserved for future.

Code of I/O	Name of I/O							
Expansion	Expansion Module							
Module								
1	FBs-8XYR							
2	FBs-8X							
3	FBs-8YR							
4	FBs-16XYR							
5	FBs-20X							
6	FBs-16YR							
7	FBs-24X							
8	FBs-24Y							
9	FBs-24XYR							
10	FBs-40XYR							
11	FBs-60XYR							
12	FBs-7SG1S (Decode)							
13	FBs-7SG1H							
	(Non-decode)							
14	FBs-7SG2S (Decode)							
15	FBs-7SG2H (Non-decode)							
16	FBs-6AD							
17	FBs-2DA							
18	FBs-4DA							
19	FBs-4PT							
20	FBs-4A2D							

Code of I/O	Name of I/O					
Expansion	Expansion Module					
Module						
21	FBs-6TC					
22	FBs-6RTD					
23	FBs-16TC					
24	FBs-16RTD					
25	FBs-2TC					
26	FBs-2A4TC					
27	FBs-2A4RTD					
28	FBs-6NTC					
29	FBs-16NTC (Reserved)					
30	FBs-32DGI					
31	FBs-VOM					
32	FBs-1LC					

# Other Instructions

FUN190 STAT			READ	SYSTEM		FUN190 STAT		
Example	e:There a	are two I/O expar	nsion mo	dules FBs	-2DA + FBs-6	6AD i	installed in one sys	stem
N003 M	15 00 <sup>°</sup> - <b>I∎I</b> -	· ·				— EN	I= 190.STAT 0 0 0 : 0200 2	
Statu:	s Monitorin	ug	Dec Ne	Chabur	Data			
Her. No.	Status	Data	Her. No.	Status	Data			
M000	Enable	2				_		
D200	Decimal	17				_		
D202	Decimal	16				_		
Descriptio	on: When quanti of first secon	M500=1, this in ty of I/O expansion t I/O expansion d I/O expansion	nstructior ion modu module, module.	n being ex ules, regista register D	ecuted, regist er D201 is use 202 is used to	ter E ed to to sto	0200 is used to st o store the code (1 ore the code (16=	ore the total 7=FBs-2DA) FBs-6AD) of















• If you want to have the compound results, such as  $\geq \cdot \leq \cdot < >$  etc., please send  $= \cdot <$  and > results to relay first and then combine the result from the relays.



FUN 207 P FZCP	FLOATING POINT NUMBER ZONE COMPARE	FUN 207 P FZCP
S DR10 Su DR12 Si DR14	$2 0 0 0 . 2 \qquad \qquad$	Upper limit value) Lower limit value)
Before-ex	ecution	
	X0= $\int$ → FLOATING ZONE COMPARE → Y0 = $\begin{bmatrix} 1 \\ & & \\ $	

### Advance Function Instruction















- The format of floating point number of Fatek-PLC follows the IEEE-754 standard of 32-bit.
- When operation control "EN" = 1 or from 0 to 1 ( ☐ instruction), take the Napierian logarithm of the data specified by the S value or S~S+1 register, and store the result into the register specified by D~D+1.
- If the value of S is negative or equal to 0 < invalid indirect addressing < or over range of the result , the error flag "ERR" will be set to 1, and not update the value of D~D+1.
- All floating point instructions can't be executed in interrupt service routine.

Exar	nple							
NOLS	M214	•			————————————————————————————————————	214.FLN S: D46 123.45	M519 ERR-()	•
						D: D246 4.815836		•

• When M214=1, calculate the Napierian logarithm value, it is DD246 = In (DD46)

🚾 Status	s Monitor	ing				
Ref. No.	Status	Data	Ref. No.	Status	Data	F 🔨
DD46	Floating	12345.6				
DD246	Floating	9.4210548				
M214	Enable	ON				
						×
<						>
\StatusP	age2/Stat	usPage1/				



- The format of floating point number of Fatek-PLC follows the IEEE-754 standard of 32-bit.
- When operation control "EN" = 1 or from 0 to 1 ( ☐ instruction), calaulate the nature power function of the data specified by the S value or S~S+1 register, and store the result into the register specified by D~D+1.
- If the value of S is out of range vinvalid indirect addressing vor over range of the result, the error flag "ERR" will be set to 1, and not update the value of D~D+1.
- All floating point instructions can't be executed in interrupt service routine.

Exan	nple							
NO17	M215	•	•			 S : D :	215.FEXP 048 -0.123 0248 0.88426363	M520 ERR()

• When M215=1, calculate the nature power function, it is DD248 =  $e^{DD48}$ 

Status	Monitor	ing				X		
Ref. No.	Status	Data	Ref. No.	Status	Data	F 🔨		
DD48	Floating	-0.123						
DD248	Floating	0.88426363						
M215	Enable	ON						
						~		
\StatusP	age2/Stat	usPage1/						

Example



- The format of floating point number of Fatek-PLC follows the IEEE-754 standard of 32-bit.
- When operation control "EN" = 1 or from 0 to 1 ( ☐ instruction), calculate the logarithm value of the data specified by the S value or S~S+1 register, and store the result into the register specified by D~D+1.
- If the value of S is negative or equal to 0 < invalid indirect addressing < or over range of the result , the error flag "ERR" will be set to 1, and not update the value of D~D+1.
- All floating point instructions can't be executed in interrupt service routine.

L		lipie							
	NO19	M216	•	1				 216.FLOG	M521
							EN-	 0.123	ERR- <b>(</b> J
			1	1	1 (A)			 -0.91009486	
I		1							l

• When M216=1, calculate the logarithm value, it is DD250 = log (DD50)

Ref. No.	M Status Monitoring								
Her. No.	Status	Data	her. No.	Status	Data	r <u>~</u>			
DD50	Floating	0.123							
DD250	Floating	-0.91009486							
M216	Enable	ON							
						~			
\StatusPage2 (StatusPage1 /									



Description

- The format of floating point number of Fatek-PLC follows the IEEE-754 standard of 32-bit.
- When operation control "EN" = 1 or from 0 to 1 ( ☐ instruction), calculate the power function of the exponential data specified by the Sy s base data specified by the Sx, and store the result into the register specified by D~D+1.
- If it exists invalid indirect addressing < or over range of the result , the error flag "ERR" will be set to 1, and not update the value of D~D+1.
- All floating point instructions can't be executed in interrupt service routine.

NO21	M217	÷	1	•			Sva	-217.FP0W	M522
	1.					EN	Sx:	12.34	
						•		99.900002	•
							0:	4.7276013e+24	

• When M217=1, calculate the power function, it is  $DD252 = DD54^{DD52}$ 

🖾 Status Monitoring 📃 🗖 🔀								
Ref. No.	Status	Data	Ref. No.	Status	Data	F 🔨		
DD52	Floating	12.34						
DD54	Floating	99.900002						
DD252	Floating	4.7276013e+24						
M217	Enable	ON				~		

DD256

M218

DD356

Floating

Enable

Floating

0.78539813

ON 45.000004





- The format of floating point number of Fatek-PLC follows the IEEE-754 standard of 32-bit.
- When operation control "EN" = 1 or from 0 to 1( P instruction), calculate the arc cosine value of the data specified by the S value or S~S+1 register, and store the result into the register specified by D~D+1.
- Range of S data : -1~ +1 ; range of D value :  $0 \sim \pi$  (Unit in radian)
- If the value of S is out of range v or invalid indirect addressing, the error flag "ERR" will be set to 1, and not update the value of D~D+1.
- All floating point instructions can't be executed in interrupt service routine.



• When M219=1, calculate the arc cosine value, it is DD258 =  $\cos^{-1}$  DD58; DD258(Unit in radian) × 57.295788(180/ $\pi$ ) to acquire the degree value

🚾 Statu		×				
Ref. No.	Status	Data	Ref. No.	Status	Data	F 🔨
DD58	Floating	0.5				
DD258	Floating	1.0471976				
M219	Enable	ON				
DD358	Floating	60.000008				~

Floating

Enable

Floating

ON

50.888618

M220

DD360

